C8051F987-GMR Silicon Labs, C8051F987-GMR Datasheet - Page 64

no-image

C8051F987-GMR

Manufacturer Part Number
C8051F987-GMR
Description
8-bit Microcontrollers - MCU 8kB 512B RAM
Manufacturer
Silicon Labs
Datasheet

Specifications of C8051F987-GMR

Rohs
yes
Core
8051
Processor Series
C8051
Data Bus Width
8 bit
C8051F99x-C8051F98x
5.
The ADC0 on C8051F980/6 and C8051F990/6 devices is a 300 ksps, 10-bit or 75 ksps, 12-bit successive-
approximation-register (SAR) ADC with integrated track-and-hold and programmable window detector.
ADC0 also has an autonomous low power Burst Mode which can automatically enable ADC0, capture and
accumulate samples, then place ADC0 in a low power shutdown mode without CPU intervention. It also
has a 16-bit accumulator that can automatically oversample and average the ADC results. See Section 5.4
for more details on using the ADC in 12-bit mode. C8051F982 and C8051F988 devices only support the
10-bit mode.
The ADC is fully configurable under software control via Special Function Registers. The ADC0 operates in
Single-ended mode and may be configured to measure various different signals using the analog
multiplexer described in “5.7. ADC0 Analog Multiplexer” on page 81. The voltage reference for the ADC is
selected as described in “5.9. Voltage and Ground Reference Options” on page 86.
64
Autonomous Low Power Burst Mode
SAR ADC with 16-bit Auto-Averaging Accumulator and
ADC0PWR
ADC0TK
AMUX0
From
Burst Mode Logic
AIN+
Figure 5.1. ADC0 Functional Block Diagram
ADC0CF
10/12-Bit
ADC
VDD
SAR
ADC0GTH ADC0GTL
ADC0LTH
Rev. 1.1
ADC0CN
ADC0LTL
Conversion
Start
100
000
001
010
011
32
16-Bit Accumulator
AD0WINT
Compare
W indow
CNVSTR Input
AD0BUSY (W )
Timer 0 Overflow
Timer 2 Overflow
Timer 3 Overflow
Logic

Related parts for C8051F987-GMR