tmp89fm42l TOSHIBA Semiconductor CORPORATION, tmp89fm42l Datasheet - Page 37

no-image

tmp89fm42l

Manufacturer Part Number
tmp89fm42l
Description
8 Bit Microcontroller Tlcs-870/c1 Series
Manufacturer
TOSHIBA Semiconductor CORPORATION
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
tmp89fm42lUG
Manufacturer:
ST
Quantity:
500
Part Number:
tmp89fm42lUG
Manufacturer:
TOSHIBA
Quantity:
745
Part Number:
tmp89fm42lUG
Manufacturer:
TOSHIBA
Quantity:
1 000
Part Number:
tmp89fm42lUG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
RB000
2.3.5
2.3.4.2
2.3.5.1
frequency clocks, and switches the main system clock (fm).
modes are controlled by the system control registers (SYSCR1 and SYSCR2).
Operation mode control circuit
The operation mode control circuit starts and stops the oscillation circuits for the high-frequency and low-
There are three operating modes: the single-clock mode, the dual-clock mode and the STOP mode. These
Figure 2-7 shows the operating mode transition diagram.
oscillation becomes stable, at a mode change from NORMAL1 to NORMAL2 or from SLOW1 to SLOW2.
stopped oscillation circuit to start oscillation and the 14-stage counter to start counting the selected input
clock.
is stopped and the counter is cleared.
WUCCR<WUCRST> is cleared to "0".
restart the warm-up operation, SYSCR2<XEN> or SYSCR2<XTEN> must be cleared to "0".
is 1/fcgck [s].
The warm-up counter serves to secure the time after the oscillation is enabled by the software before the
Select the input clock to the frequency division circuit at WUCCR<WUCSEL>.
Select the input clock to the 14-stage counter at WUCCR<WUCDIV>.
After the warm-up time is set at WUCDR, setting SYSCR2<XEN> or SYSCR2<XTEN> to "1" allows the
When the upper 8 bits of the counter become equal to WUCDR, an INTWUC interrupt occurs, counting
Set WUCCR<WUCRST> to "1" to discontinue the warm-up operation.
By setting it to "1", the count-up operation is stopped, the warm-up counter is cleared, and
SYSCR2<XEN> and SYSCR2<XTEN> hold the values when WUCCR<WUCRST> is set to "1". To
Only the gear clock (fcgck) is used for the operation in the single-clock mode.
The main system clock (fm) is generated from the gear clock (fcgck). Therefore, the machine cycle time
The gear clock (fcgck) is generated from the high-frequency clock (fc).
Warm-up counter operation when the oscillation is enabled by the software
Single-clock mode
Note:The warm-up counter starts counting when SYSCR2<XEN> or SYSCR2<XTEN> is changed from "0"
Note:The clock output from the oscillation circuit is used as the input clock to the warm-up counter. The
to "1". The counter will not start counting by writing "1" to SYSCR2<XEN> or SYSCR2<XTEN> when
it is in the state of "1".
warm-up time contains errors because the oscillation frequency is unstable until the oscillation circuit
becomes stable. Set the sufficient time for the oscillation start property of the oscillator.
<WUCSEL>
WUCCR
0
1
<WUCDIV>
WUCCR
00
01
10
11
00
01
10
11
Counter input
Page 23
fc / 2
fc / 2
fs / 2
fs / 2
clock
fc / 2
fs / 2
fc
fs
2
3
2
3
2
2
2
2
2
2
2
2
6
7
8
9
6
7
8
9
/ fc to 255 x 2
/ fc to 255 x 2
/ fc to 255 x 2
/ fc to 255 x 2
/ fs to 255 x 2
/ fs to 255 x 2
/ fs to 255 x 2
/ fs to 255 x 2
Warm-up time
6
7
8
9
6
7
8
9
/ fc
/ fc
/ fc
/ fc
/ fs
/ fs
/ fs
/ fs
TMP89FM42L

Related parts for tmp89fm42l