tmp89fm42l TOSHIBA Semiconductor CORPORATION, tmp89fm42l Datasheet - Page 299

no-image

tmp89fm42l

Manufacturer Part Number
tmp89fm42l
Description
8 Bit Microcontroller Tlcs-870/c1 Series
Manufacturer
TOSHIBA Semiconductor CORPORATION
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
tmp89fm42lUG
Manufacturer:
ST
Quantity:
500
Part Number:
tmp89fm42lUG
Manufacturer:
TOSHIBA
Quantity:
745
Part Number:
tmp89fm42lUG
Manufacturer:
TOSHIBA
Quantity:
1 000
Part Number:
tmp89fm42lUG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
RA002
18.4.8
SCL0 pin
SDA0 pin
INTSBI0 Interrupt
request
to SBI0CR2<MST>, SBI0CR2<TRX> and SBI0CR2<PIN> and writing "0" to SBI0CR2<BB>.
a stop condition is generated after releasing the SCL line.
when the start condition on the bus is detected (Bus Busy State) and is cleared to "0" when the stop condition is
detected (Bus Free State).
SBI0CR1<BC> and SBI0CR1<ACK> is complete, a serial bus interface interrupt request (INTSBI0) is generated.
conditions are satisfied:
SBI0CR2<PIN> is "0", the SCL0 pin is pulled down to the low level.
When SBI0CR2<BB> is "1", the sequence of generating the stop condition on the bus is started by writing "1"
When a stop condition is generated. The SCL line on a bus is pulled down to the low level by another device,
The bus condition can be indicated by reading the contents of SBI0SR2<BB>. SBI0SR2<BB> is set to "1"
When a serial bus interface circuit is in the master mode and transferring a number of clocks set by
In the slave mode, a serial bus interface interrupt request (INTSBI0) is generated when the above and following
When a serial bus interface interrupt request occurs, SBI0CR2<PIN> is cleared to "0". During the time that
Interrupt service request and release
・ At the end of the acknowledge signal when the received slave address matches to the value set by the
・ At the end of the acknowledge signal when a "GENERAL CALL" is received with
・ At the end of transferring or receiving after matching of the slave address or receiving of "GENERAL
Figure 18-9 Generating the Start Condition and a Slave Address
I2C0AR<SA> with SBI0CR1<NOACK> set at "0"
SBI0CR1<NOACK> set at "0"
CALL"
Start condition
Figure 18-10 Stop Condition Generation
A6
1
SCL0 pin
SDA0 pin
A5
2
A4
Slave address and direction bit
3
Page 285
A3
4
Stop condition
A2
5
A1
6
A0
7
R/W
8
Acknowledge signal
9
TMP89FM42L

Related parts for tmp89fm42l