AD7712 Analog Devices, AD7712 Datasheet - Page 6

• Manufacturer Part Number: AD7712
• Description: CMOS, 24-Bit Sigma-Delta, Signal Conditioning ADC with 2 Analog Input Channels
• Manufacturer: Analog Devices

Specifications of AD7712

• Resolution (bits): 24bit
• # Chan: 2
• Sample Rate: 19.5kSPS
• Interface: Ser
• Analog Input Type: Diff-Bip,Diff-Uni,SE-Bip
• Ain Range: Bip (Vref) x 4,Bip (Vref)/(PGA Gain),Bip 10V,Bip 20V,Uni (Vref) x 4,Uni (Vref)/(PGA Gain),Uni 10V,Uni 20V
• Adc Architecture: Sigma-Delta
• Pkg Type: DIP,SOIC

AD7712
TIMING CHARACTERISTICS
Parameter
External Clocking Mode
NOTES
8
Specifications subject to change without notice.
These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 1. The measured number
is then extrapolated back to remove effects of charging or discharging the 100 pF capacitor. This means that the times quoted in the timing characteristics are
the true bus relinquish times of the part and, as such, are independent of external bus loading capacitances.
f
SCLK
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
7
7
8
8
Figure 1. Load Circuit for Access Time and
Bus Relinquish Time
TO OUTPUT
PIN
100pF
Limit at T
(A, S Versions)
f
0
0
2
0
4
10
2
2
2
t
10
t
10
5
0
0
4
2
30
CLK IN
CLK IN
CLK IN
t
t
t
t
t
t
t
t
CLK IN
CLK IN
CLK IN
CLK IN
CLK IN
CLK IN
CLK IN
CLK IN
200 A
1.6mA
/5
+ 10
+ 10
(continued)
/2 + 50
MIN
+ 20
– SCLK High
, T
MAX
2.1V
Unit
MHz max
ns min
ns min
ns min
ns min
ns max
ns min
ns max
ns min
ns min
ns max
ns min
ns max
ns min
ns max
ns min
ns min
ns min
ns min
ns min
–6–
MCLK OUT
Conditions/Comments
Serial Clock Input Frequency
DRDY to RFS Setup Time
DRDY to RFS Hold Time
A0 to RFS Setup Time
A0 to RFS Hold Time
Data Access Time (RFS Low to Data Valid)
SCLK Falling Edge to Data Valid Delay
SCLK High Pulse Width
SCLK Low Pulse Width
SCLK Falling Edge to DRDY High
SCLK to Data Valid Hold Time
RFS/TFS to SCLK Falling Edge Hold Time
RFS to Data Valid Hold Time
A0 to TFS Setup Time
A0 to TFS Hold Time
SCLK Falling Edge to TFS Hold Time
Data Valid to SCLK Setup Time
Data Valid to SCLK Hold Time
STANDBY
MCLK IN
AIN1(+)
AIN1(–)
MODE
PIN CONFIGURATION
SCLK
SYNC
AV
V
TP
DD
A0
SS
DIP and SOIC
10
11
12
1
2
3
4
5
6
7
8
9
(Not to Scale)
AD7712
TOP VIEW
24
23
22
21
20
19
18
17
16
15
14
13
V
TFS
AGND
AIN2
REF OUT
REF IN(+)
REF IN(–)
DGND
DV
SDATA
DRDY
RFS
BIAS
DD
REV. F