STEVAL-PCC010V2 STMicroelectronics, STEVAL-PCC010V2 Datasheet - Page 120

• Manufacturer Part Number: STEVAL-PCC010V2
• Description: BOARD EVAL FOR ST802RT1A
• Manufacturer: STMicroelectronics
• Series: -r

Specifications of STEVAL-PCC010V2

• Design Resources: STEVAL-PCC010V2 BOM STEVAL-PCC010V2 Schematic
• Main Purpose: Interface, Ethernet Controller (PHY and MAC)
• Embedded: Yes, MCU, 32-Bit
• Utilized Ic / Part: ST802RT1A, STM32F207
• Primary Attributes: 1 Port, 100BASE-TX/10BASE-T
• Secondary Attributes: MII, RMII
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 497-11465

Electrical characteristics
120/163
Figure 55. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms
1. Mode 2/B, C and D only. In Mode 1, FSMC_NADV is not used.
Table 68.
1. C
2. Preliminary values.
t
t
t
t
t
t
t
t
t
t
t
t
w(NE)
v(NWE_NE)
w(NWE)
h(NE_NWE)
v(A_NE)
h(A_NWE)
v(BL_NE)
h(BL_NWE)
v(Data_NE)
h(Data_NWE)
v(NADV_NE)
w(NADV)
Symbol
L
= 15 pF.
FSMC_NBL[1:0]
FSMC_NADV
FSMC_A[25:0]
FSMC_D[15:0]
FSMC_NWE
FSMC_NOE
FSMC_NEx
Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings
FSMC_NE low time
FSMC_NEx low to FSMC_NWE low
FSMC_NWE low time
FSMC_NWE high to FSMC_NE high hold time
FSMC_NEx low to FSMC_A valid
Address hold time after FSMC_NWE high
FSMC_NEx low to FSMC_BL valid
FSMC_BL hold time after FSMC_NWE high
FSMC_NEx low to Data valid
Data hold time after FSMC_NWE high
FSMC_NEx low to FSMC_NADV low
FSMC_NADV low time
(1)
t
Parameter
Doc ID 15818 Rev 6
t
v(NADV_NE)
v(NWE_NE)
t
v(A_NE)
t
t
t
v(BL_NE)
w(NADV)
v(Data_NE)
Address
t
w(NE)
NBL
t
w(NWE)
t
h(Data_NWE)
t
h(BL_NWE)
t
h(A_NWE)
Data
T
3T
T
T
T
T
T
HCLK
HCLK
HCLK
HCLK
HCLK
HCLK
HCLK
STM32F205xx, STM32F207xx
Min
– 0.5
– 0.5
– 0.5
– 1
3T
T
T
T
T
t
7.5
1.5
5.5
h(NE_NWE)
HCLK
HCLK
HCLK
HCLK
HCLK
Max
+ 1.5
+ 1.5
+ 7
+ 1.5
+ 2
ai14990
(1)(2)
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Unit