CY7C9536B-BLC Cypress Semiconductor Corp, CY7C9536B-BLC Datasheet - Page 16

no-image

CY7C9536B-BLC

Manufacturer Part Number
CY7C9536B-BLC
Description
Manufacturer
Cypress Semiconductor Corp
Datasheet

Specifications of CY7C9536B-BLC

Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C9536B-BLC
Manufacturer:
WINBOND
Quantity:
2 100
Part Number:
CY7C9536B-BLC
Manufacturer:
CY
Quantity:
123
Part Number:
CY7C9536B-BLC
Manufacturer:
CYPRESS
Quantity:
250
Part Number:
CY7C9536B-BLC
Manufacturer:
ALTERA
0
Document #: 38-02078 Rev. *G
Pin Description
TDAT[31:0]
TPRTY
TADD[3:0]
Signal Name
(continued)
I/O
I
I
I
LVTTL
LVTTL
Pad Type
32
1
4
Pins JTAG
CONFIDENTIAL
N
N
N
POS:
Transmit Packet Data Bus (TDAT) bus.
This bus carries the packet octets that are written to the selected
transmit FIFO and the in-band port address to select the desired
transmit FIFO. The TDAT bus is considered valid only when TENB is
simultaneously asserted.
Data is transmitted in big endian order on TDAT[31:0]. Given the
defined data structure, bit 31 is transmitted first and bit 0 is transmitted
last.
ATM:
Transmit Data Bus (TxData) bus.
This data bus carries the ATM cell.
Data on this bus is valid only if TxEnb* is HIGH. TxData[31:0] is
three-stated if TxEnb* is LOW.
TxData[31:0] is updated on the rising edge of TxClk.
HBST:
Transmit Data Bus (TDATA) bus.
32-bit Data bus. The data is valid when TDVAL_n signal is active.
POS:
Transmit bus parity (TPRTY) signal.
The transmit parity (TPRTY) signal indicates the parity calculated over
the TDAT bus. TPRTY is considered valid only when TENB is
asserted.
TPRTY is supported for both even and odd parity.
ATM:
Transmit bus parity (TxPrty).
This signal indicates the parity on the TxData bus. A parity error is
indicated by a status bit and a maskable interrupt.
TxPrty is considered valid only when TxEnb* is simultaneously
asserted. TxPrty is sampled on the rising edge of TxClk.
HBST:
Transmit bus parity (TPARITY) signal.
Even/Odd parity calculated on the data bus alone or on all the bus
signals (TDATA, TADDR, TDVAL_n, TBVAL, TSOP, TEOP, and
TERR).
POS:
Transmit address bus (PTADR) bus.
Address driven by Link layer to poll and select the appropriate
POSIC2GVC channel (port). The value for the Transmit and Receive
portions of a channel should be identical. Address 31 indicates a null
port.
ATM:
Transmit address bus (TxAddr) bus.
Address of POSIC2GVC channel being selected.
HBST:
Port Address (TADDR) bus.
Address driven by the Link Layer to indicate the port address of current
data transfer.
Pin Description
CY7C9536B
Page 16 of 46

Related parts for CY7C9536B-BLC