ADMCF340BST Analog Devices Inc, ADMCF340BST Datasheet - Page 14

• Manufacturer Part Number: ADMCF340BST
• Manufacturer: Analog Devices Inc

Specifications of ADMCF340BST

• Device Core Size: 16b
• Format: Fixed Point
• Clock Freq (max): 20MHz
• Mips: 20
• Device Input Clock Speed: 20MHz
• Ram Size: 1KB
• Program Memory Size: 12KB
• Operating Supply Voltage (typ): 2.5V
• Operating Supply Voltage (min): 2.44V
• Operating Supply Voltage (max): 2.55V
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 64
• Package Type: LQFP
• Lead Free Status / Rohs Status: Not Compliant

ADMC(F)340
For example, for a 20 MHz CLKOUT and a desired PWM
switching frequency of 10 kHz (T
to load into the PWMTM Register is:
The largest value that can be written to the 16-bit PWMTM
Register is 0xFFFF = 65,535, which corresponds to a minimum
PWM switching frequency of:
for a CLKOUT frequency of 20 MHz.
PWM Switching Dead Time: PWMDT Register
The second important PWM block parameter that must be
initialized is the switching dead time. This is a short delay time
introduced between turning off one PWM signal (e.g., AH) and
turning on its complementary signal (e.g., AL). This short time
delay is introduced to permit the power switch being turned off to
completely recover its blocking capability before the comple-
mentary switch is turned on. This time delay prevents a potentially
destructive short circuit condition from developing across the dc
link capacitor of a typical voltage source inverter.
Dead time is controlled by the PWMDT Register. The dead
time is inserted into the three pairs of PWM output signals. The
dead time, T
Therefore, a PWMDT value of 0x00A (= 10) introduces a 1 µs
delay between the turn-off of any PWM signal (e.g., AH) and
the turn-on of its complementary signal (e.g., AL). The amount
of the dead time can therefore be programmed in increments of
2 T
is a 10-bit register. For a CLKOUT rate of 20 MHz, its maximum
value of 0x3FF (= 1023) corresponds to a maximum programmed
dead time of:
The dead time can be programmed to zero by writing 0 to the
PWMDT Register.
PWM Operating Mode: MODECTRL and SYSSTAT Registers
The PWM controller of the ADMC(F)340 can operate in two
distinct modes: single update mode and double update mode.
The operating mode of the PWM controller is determined by
the state of Bit 6 of the MODECTRL Register. If this bit is
cleared, the PWM operates in the single update mode. Setting
Bit 6 places the PWM in the double update mode. By default,
following either a peripheral reset or power-on, Bit 6 of the
MODECTRL Register is cleared. This means that the default
operating mode is single update mode.
CK
(or 100 ns for a 20 MHz CLKOUT). The PWMDT Register
T
PWMTM
D
D
, is related to the value in the PWMDT Register by:
=
f
T
PWM,min
PWMDT
D
max
=
=
=
=
2 10 10
1023 2
1023 2 50 10
102
=
20 10
×
× ×
2
20
2
×
µ
×
× ×
× ×
s
×
65 535
×
T
6
10
,
S
CK
3
= 100 µs), the correct value
6
T
=
= ×
CK
1000 0 3 8
2
×
=
153
PWMDT
−
9
f
=
CLKOUT
sec
Hz
x E
–14–
In single update mode, a single PWMSYNC pulse is produced
in each PWM period. The rising edge of this signal marks
the start of a new PWM cycle and is used to latch new values
from the PWM configuration registers (PWMTM, PWMDT,
PWMPD, and PWMSYNCWT) and the PWM duty cycle registers
(PWMCHA, PWMCHB, and PWMCHC) into the three-phase
timing unit. The PWMSEG Register is also latched into the
output control unit on the rising edge of the PWMSYNC pulse.
In effect, this means that the parameters of the PWM signals can
be updated only once per PWM period at the start of each cycle.
Thus, the generated PWM patterns are symmetrical centered
around the midpoint of the switching period.
In double update mode, there is an additional PWMSYNC
pulse produced at the midpoint of each PWM period. The rising
edge of this new PWMSYNC pulse is again used to latch new
values of the PWM configuration registers, duty cycle registers, and
the PWMSEG Register. As a result, it is possible to alter both
the characteristics (switching frequency, dead time, minimum
pulsewidth, and PWMSYNC pulsewidth) and the output duty
cycles at the midpoint of each PWM cycle. Consequently, it is
possible to produce PWM switching patterns that are no
longer symmetrical centered around the midpoint of the period
(asymmetrical PWM patterns).
In the double update mode, operation in the first half or the
second half of the PWM cycle is indicated by Bit 3 of the
SYSSTAT Register. In double update mode, this bit is cleared
during operation in the first half of each PWM period (between
the rising edge of the original PWMSYNC pulse and the rising
edge of the new PWMSYNC pulse, which is introduced in
double update mode). Bit 3 of the SYSSTAT Register is set
during the second half of each PWM period. If required, a user
may determine the status of this bit during a PWMSYNC
interrupt service routine.
The advantages of the double update mode are that lower
harmonic voltages can be produced by the PWM process and
wider control bandwidths are possible. However, for a given PWM
switching frequency, the PWMSYNC pulses occur at twice the
rate in the double update mode. Because new duty cycle values
must be computed in each PWMSYNC interrupt service routine,
there is a larger computational burden on the DSP in the
double update mode.
Width of the PWMSYNC Pulse: PWMSYNCWT Register
The PWM controller of the ADMC(F)340 produces an internal
PWM synchronization pulse at a rate equal to the PWM switching
frequency in single update mode and at twice the PWM frequency
in the double update mode. This PWMSYNC synchronizes the
operation of the PWM unit with the A/D converter system.
The width of this PWMSYNC pulse is programmable by the
PWMSYNCWT Register. The width of the PWMSYNC pulse,
T
PWMSYNC
, is given by:
T
PWMSYNC
=
T
CK
×
(
PWMSYNCWT
+
1
)
REV. A