CY7C65113-SXC Cypress Semiconductor Corp, CY7C65113-SXC Datasheet - Page 36

• Manufacturer Part Number: CY7C65113-SXC
• Manufacturer: Cypress Semiconductor Corp

Specifications of CY7C65113-SXC

• Operating Temperature (max): 70C
• Operating Temperature (min): 0C
• Operating Temperature Classification: Commercial
• Package Type: SOIC
• Mounting: Surface Mount
• Lead Free Status / RoHS Status: Compliant

Document #: 38-08002 Rev. *D
Bits[6:0] of the endpoint 0 mode register are locked from CPU write operations whenever the SIE has updated one of these bits,
which the SIE does only at the end of the token phase of a transaction (SETUP... Data... ACK, OUT... Data... ACK, or IN... Data...
ACK). The CPU can unlock these bits by doing a subsequent read of this register. Only endpoint 0 mode registers are locked
when updated. The locking mechanism does not apply to the mode registers of other endpoints.
Because of these hardware locking features, firmware must perform an IORD after an IOWR to an endpoint 0 register. This verifies
that the contents have changed as desired, and that the SIE has not updated these values.
While the SETUP bit is set, the CPU cannot write to the endpoint zero FIFOs. This prevents firmware from overwriting an incoming
SETUP transaction before firmware has a chance to read the SETUP data. Refer to Table 17-1 for the appropriate endpoint zero
memory locations.
The Mode bits (bits [3:0]) control how the endpoint responds to USB bus traffic. The mode bit encoding is shown in Table 18-1.
Additional information on the mode bits can be found in Table 18-2 and Table 18-3.
17.4
The format of the non-control endpoint mode registers is shown in Figure 17-3.
Bits[3..0] : Mode.
Bit 4 : ACK.
Bits[6..5]: Reserved.
Bit 7: STALL.
17.5
There are five Endpoint Counter registers, with identical formats for both control and non-control endpoints. These registers
contain byte count information for USB transactions, as well as bits for data packet status. The format of these registers is shown
in Figure 17-4.
Bits[5..0]: Byte Count.
Note:
Bit #
Bit Name
Read/Write
Reset
USB Endpoint Counter
Bit #
Bit Name
Read/Write
Reset
5.
The SIE offers an “Ack out – Status in” mode and not an “Ack out – Nak in” mode. Therefore, if following the status stage of a Control Write transfer a USB host
were to immediately start the next transfer, the new Setup packet could override the data payload of the data stage of the previous Control Write.
These sets the mode which control how the control endpoint responds to traffic. The mode bit encoding is shown in
Table 18-1.
This bit is set whenever the SIE engages in a transaction to the register’s endpoint that completes with an ACK packet.
Must be written zero during register writes.
If this STALL is set, the SIE stalls an OUT packet if the mode bits are set to ACK-IN, and the SIE stalls an IN packet if the
mode bits are set to ACK-OUT. For all other modes, the STALL bit must be a LOW.
These counter bits indicate the number of data bytes in a transaction. For IN transactions, firmware loads the count with
the number of bytes to be transmitted to the host from the endpoint FIFO. Valid values are 0 to 32, inclusive. For OUT or
SETUP transactions, the count is updated by hardware to the number of data bytes received, plus two for the CRC bytes.
Valid values are 2 to 34, inclusive.
USB Non-control Device Endpoint Mode
USB Non-control Endpoint Mode Registers
USB Endpoint Counter Registers
Data 0/1
STALL
Toggle
R/W
R/W
7
0
7
0
Figure 17-3. USB Non-control Device Endpoint Mode Registers
Data Valid
Reserved
R/W
R/W
6
0
6
0
Figure 17-4. USB Endpoint Counter Registers
Byte Count
Reserved
Bit 5
R/W
R/W
5
0
5
0
Byte Count
ACK
R/W
Bit 4
R/W
4
0
4
0
Byte Count
Mode Bit 3
Bit 3
R/W
R/W
3
0
3
0
[5]
Addresses 0x11, 0x13, 0x15, 0x41, 0x43
Byte Count
Mode Bit 2
R/W
Bit 2
R/W
Addresses 0x14, 0x16, 0x44
2
0
2
0
Byte Count
Mode Bit 1
Bit 1
R/W
R/W
CY7C65113C
1
0
1
0
Page 36 of 49
Byte Count
Mode Bit 0
Bit 0
R/W
R/W
0
0
0
0