AM79C973BKD AMD (ADVANCED MICRO DEVICES), AM79C973BKD Datasheet - Page 202

no-image

AM79C973BKD

Manufacturer Part Number
AM79C973BKD
Description
Manufacturer
AMD (ADVANCED MICRO DEVICES)
Datasheet

Specifications of AM79C973BKD

Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AM79C973BKD
Manufacturer:
AD
Quantity:
101
Part Number:
AM79C973BKD
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AM79C973BKD/W
Manufacturer:
TI
Quantity:
3 400
Part Number:
AM79C973BKD\W
Manufacturer:
HONEYWELL
Quantity:
1 001
ANR18: Descrambler Resynchronization Timer
Register (Register 18)
Descrambler Resynchronization Timer Register
(shown in Table 51) allows the user to program the time
it takes for the descrambler to start the resynchroniza-
tion process. This is to ensure that the Descrambler re-
Note:
1. The corresponding time to this setting is 1ms.
ANR19: PHY Management Extension Register
(Register 19)
Table 52 contains the PHY Management Extension
Register (Register 19) bits.
ANR24: Summary Status Register (Register 24)
The Summary Status register is a global register con-
taining status information. This register is Read/Only
and represents the most important data which a single
register access can convey. The Summary Status reg-
ister indicates the following: Link Status, Full Duplex
Status, Auto-Negotiation Alert, and Speed. See Table
53.
202
Reg
Reg
19
19
19
18
15:6
Bits
15-0
4-0
Bits
5
PHY Address
Mgmt Frame
Table 51. ANR18: Descrambler Resynchronization Timer (Register 18)
Descrambler Resynch Timer
Reserved
Table 52. ANR19: PHY Management Extension Register (Register 19)
Format
Name
Name
Write as 0, ignore on read.
1 = last management frame
was invalid (opcode error, etc.);
0 = last management frame
was valid.
PHY Address defaults to
11110.
Description
P R E L I M I N A R Y
Am79C973/Am79C975
Each bit indicates 4 clocks, or 160
ns. The count decrements from a
default value of 1 ms or an initial
value loaded by the user. This
counter provides a maximum timer
value of 10.5 ms.
synchronizes itself to the next IDLE symbol stream
after it receives a packet of excessive length. This reg-
ister should be programmed as described in the Table
51. The programmed timer value should always be
greater than the length of the maximum size packet in
normal operation.
Description
Read/Write
RO
RO
RO
Default Value
Read/
Write
R/W
11110
0
0
000110000
1101010
(Note 1)
Default
Value
Soft Reset
Previous
Retains
Value
0001100
0011010
(Note 1)
0
0
Reset
Soft
10

Related parts for AM79C973BKD