DS2152LN Maxim Integrated Products, DS2152LN Datasheet - Page 77

no-image

DS2152LN

Manufacturer Part Number
DS2152LN
Description
Network Controller & Processor ICs
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS2152LN

Product
Framer
Number Of Transceivers
1
Data Rate
2.048 Mbps
Supply Voltage (max)
5.25 V
Supply Voltage (min)
4.75 V
Supply Current (max)
75 mA
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Package / Case
LQFP-100
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS2152LN
Quantity:
233
Table 15-2. Transformer Specifications
15.3 Jitter Attenuator
The DS2152 contains an on-board jitter attenuator that can be set to a depth of either 32 or 128 bits via
the JABDS bit in the Line Interface Control Register (LICR). The 128-bit mode is used in applications
where large excursions of wander are expected. The 32-bit mode is used in delay sensitive applications.
The characteristics of the attenuation are shown in
either the receive path or the transmit path by appropriately setting or clearing the JAS bit in the LICR.
Also, the jitter attenuator can be disabled (in effect, removed) by setting the DJA bit in the LICR. In order
for the jitter attenuator to operate properly, a 1.544MHz clock (±50ppm) must be applied at the MCLK
pin or a crystal with similar characteristics must be applied across the MCLK and XTALD pins. If a
crystal is applied across the MCLK and XTALD pins, then capacitors should be placed from each leg of
the crystal to the local ground plane as shown in
recovered clock from the clock/data recovery block or the clock applied at the TCLKI pin to create a
smooth jitter-free clock that is used to clock data out of the jitter attenuator FIFO. It is acceptable to
provide a gapped/bursty clock at the TCLKI pin if the jitter attenuator is placed on the transmit side. If the
incoming jitter exceeds either 120UI
the DS2152 will divide the internal nominal 24.704MHz clock by either 15 or 17 instead of the normal 16
to keep the buffer from overflowing. When the device divides by either 15 or 17, it also sets the Jitter
Attenuator Limit Trip (JALT) bit in the Receive Information Register (RIR3.5).
Turns Ratio
Primary Inductance
Leakage Inductance
Intertwining Capacitance
DC Resistance
SPECIFICATION
1:1 (receive) and 1:1.15 or 1:1.36 (transmit) ±5%
600µH minimum
1.0µH maximum
40pF maximum
1.2Ω maximum
P-P
(buffer depth is 128 bits) or 28UI
RECOMMENDED VALUE
77 of 97
Figure
Figure
15-4. The jitter attenuator can be placed in
15-1. On-board circuitry adjusts either the
P-P
(buffer depth is 32 bits), then

Related parts for DS2152LN