DS21455 Maxim Integrated Products, DS21455 Datasheet - Page 113

no-image

DS21455

Manufacturer Part Number
DS21455
Description
Network Controller & Processor ICs Quad E1-T1-J1 Single -Chip Transceiver (S
Manufacturer
Maxim Integrated Products
Datasheets

Specifications of DS21455

Product
Framer
Number Of Transceivers
4
Data Rate
64 Kbps
Supply Voltage (max)
3.465 V
Supply Voltage (min)
3.135 V
Supply Current (max)
328 mA
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Package / Case
BGA

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS21455
Manufacturer:
DS
Quantity:
29
Part Number:
DS21455
Manufacturer:
MIRA
Quantity:
83
Part Number:
DS21455
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21455
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS21455+
Manufacturer:
Maxim Integrated Products
Quantity:
135
Part Number:
DS21455+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21455N
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21455N+
Manufacturer:
Maxim Integrated Products
Quantity:
135
Part Number:
DS21455N+
Manufacturer:
Maxim Integrated
Quantity:
10 000
19. CHANNEL BLOCKING REGISTERS
The receive-channel blocking registers (RCBR1/RCBR2/RCBR3/RCBR4) and the transmit-channel
blocking registers (TCBR1/TCBR2/TCBR3/TCBR4) control the RCHBLK and TCHBLK pins,
respectively. The RCHBLK and TCHBLK pins are user-programmable outputs that can be forced high or
low during individual channels. These outputs can be used to block clocks to a USART or LAPD
controller in ISDN–PRI applications. When the appropriate bits are set to a one, the RCHBLK and
TCHBLK pin will be held high during the entire corresponding channel time. Channels 25 through 32 are
ignored when the device is operated in the T1 mode.
Also, the DS21455/DS21458 can internally generate and output a bursty clock on a per-channel basis (N
x 64kbps / 56kbps). See the Fractional T1/E1 Support section.
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bits 0 to 7/Receive Channels 1 to 8 Channel Blocking Control Bits (CH1 to CH8).
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bits 0 to 7/Receive Channels 9 to 16 Channel Blocking Control Bits (CH9 to CH16).
0 = force the RCHBLK pin to remain low during this channel time
1 = force the RCHBLK pin high during this channel time
0 = force the RCHBLK pin to remain low during this channel time
1 = force the RCHBLK pin high during this channel time
CH16
CH8
7
0
7
0
CH15
CH7
RCBR1
Receive Channel Blocking Register 1
88h
RCBR2
Receive Channel Blocking Register 2
89h
6
6
0
0
CH14
CH6
5
0
5
0
CH13
CH5
4
0
4
0
113 of 270
CH12
CH4
3
0
3
0
CH11
CH3
2
0
2
0
CH10
CH2
1
0
1
0
CH1
CH9
0
0
0
0

Related parts for DS21455