P0304 Terasic Technologies Inc, P0304 Datasheet - Page 91

DE2-70 CALL FOR ACADEMIC PRICING

P0304

Manufacturer Part Number
P0304
Description
DE2-70 CALL FOR ACADEMIC PRICING
Manufacturer
Terasic Technologies Inc
Type
FPGAr
Datasheet

Specifications of P0304

Contents
DE2-70 Board, Power Supply, Cables, Plastic cover and software
For Use With/related Products
Cyclone II 2C70
For Use With
P0033 - BOARD ADAPTER HSMC TO GPIOP0006 - BOARD ADAPTER THDB-SUMP0001 - MODULE DIGITAL CAMERA 5MP (D5M)P0307 - KIT DEV 4.3" LCD TOUCH PANEL
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
DE2-70

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
P0304UAL
Manufacturer:
Littelfuse
Quantity:
45 000
Part Number:
P0304UBL
Manufacturer:
Littelfuse
Quantity:
45 000
Part Number:
P0304UCL
Manufacturer:
Littelfuse
Quantity:
45 000
hardware part is built by SOPC Builder under Quartus II. The hardware part includes all the other
blocks. The “AUDIO Controller” is a user-defined SOPC component. It is designed to send audio
data to the audio chip or receive audio data from the audio chip.
The audio chip is programmed through I2C protocol which is implemented in C code. The I2C pin
from audio chip is connected to SOPC System Interconnect Fabric through PIO controllers. In this
example, the audio chip is configured in Master Mode. The audio interface is configured as I2S and
16-bit mode. A 18.432MHz clock generated by the PLL is connected to the XTI/MCLK pin of the
audio chip through the AUDIO Controller.
Demonstration Setup, File Locations, and Instructions
 Hardware Project directory: DE2_70_AUDIO
 Bit stream used: DE2P_TOP.sof
 Software Project directory: DE2_70_AUDIO\software\project_audio
 Software Execution File: DE2_70_AUDIO\software\project_auido\audio\debug\audio.elf
 Connect an Audio Source to the LINE-IN port of the DE2-70 board.
 Connect a Microphone to MIC-IN port on the DE2-70 board.
 Connect a speaker or headset to LINE-OUT port on the DE2-70 board.
 Load the bit stream into FPGA. (
SDRAM
50M Hz
SRAM
Clock
RESE_N
to
Figure 6.19. Block diagram of the audio recorder and player.
NIOS II
UART
JTAG
PLL
SOPC
note *1
Controller
Controller
Controller
Controller
Controller
SDRAM
AUDIO
)
SRAM
SEG7
LCD
PIO
88
LED/KEY/SW/I2C
SDRAM
AUDIO
SRAM
SEG7
LCD
DE2-70 User Manual
Program
Audio
Store
Data
Nios II

Related parts for P0304