ISL6566ACRZ-T Intersil, ISL6566ACRZ-T Datasheet - Page 15

• Manufacturer Part Number: ISL6566ACRZ-T
• Description: IC CTRLR PWM 3PHASE BUCK 40-QFN
• Manufacturer: Intersil

Specifications of ISL6566ACRZ-T

• Pwm Type: Voltage Mode
• Number Of Outputs: 1
• Frequency - Max: 1.5MHz
• Duty Cycle: 66.6%
• Voltage - Supply: 4.75 V ~ 12 V
• Buck: Yes
• Boost: No
• Flyback: No
• Inverting: No
• Doubler: No
• Divider: No
• Cuk: No
• Isolated: No
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 40-VFQFN, 40-VFQFPN
• Frequency-max: 1.5MHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Once the desired output offset voltage has been determined,
use the following formulas to set R
For Positive Offset (connect R
For Negative Offset (connect R
Dynamic VID
Modern microprocessors need to make changes to their core
voltage as part of normal operation. They direct the core-
voltage regulator to do this by making changes to the VID
inputs. The core-voltage regulator is required to monitor the
DAC inputs and respond to on-the-fly VID changes in a
controlled manner, supervising a safe output voltage transition
without discontinuity or disruption.
The DAC mode the ISL6566A is operating in determines
how the controller responds to a dynamic VID change. When
in VRM10 mode the ISL6566A checks the VID inputs six
times every switching cycle. If a new code is established and
it stays the same for 3 consecutive readings, the ISL6566A
recognizes the change and increments the reference.
Specific to VRM10, the processor controls the VID
transitions and is responsible for incrementing or
decrementing one VID step at a time. In VRM10 setting, the
ISL6566A will immediately change the reference to the new
requested value as soon as the request is validated; in
cases where the reference step is too large, the sudden
change can trigger overcurrent or overvoltage events.
R
R
V
R
OFS
OFS
OFS
OFS
FIGURE 9. NEGATIVE OFFSET OUTPUT VOLTAGE
+
-
VDIFF
VCC
=
=
I
OFS
R
--------------------------
V
--------------------------
V
0.5 R
1.5 R
FB
OFS
OFFSET
OFFSET
FB
×
×
PROGRAMMING
FB
FB
ISL6566A
VREF
15
OFS
OFS
OFS
to GND):
to VCC):
:
E/A
GND
+
-
0.5V
VCC
+
-
(EQ. 8)
(EQ. 9)
1.5V
ISL6566A
In order to ensure the smooth transition of output voltage
during a VRM10 VID change, a VID step change smoothing
network is required for an ISL6566A based voltage regulator.
This network is composed of a 1kΩ internal resistor between
the output of DAC and the capacitor C
pin and ground. The selection of C
duration for 1 bit VID change and the allowable delay time.
Assuming the microprocessor controls the VID change at 1
bit every T
given by Equation 10.
As an example, for a VID step change rate of 5µs per bit, the
value of C
When running in VRM9 or AMD Hammer operation, the
ISL6566A responds slightly different to a dynamic VID change
than when in VRM10 mode. In these modes the VID code can
be changed by more than a 1-bit step at a time. Once the
controller receives the new VID code it waits half of a phase
cycle and then begins slewing the DAC 12.5mV every phase
cycle, until the VID and DAC are equal. Thus, the total time
required for a VID change, t
frequency (f
required to register the VID change. The one-cycle addition in
the t
change may occur up to one full switching cycle before being
recognized. The approximate time required for a ISL6566A-
based converter in AMD Hammer configuration running at f
335kHz to make a 1.1V to 1.5V reference voltage change is
about 100µs, as calculated using the following equation.
Advanced Adaptive Zero Shoot-Through Deadtime
Control (Patent Pending)
The integrated drivers incorporate a unique adaptive deadtime
control technique to minimize deadtime, resulting in high
efficiency from the reduced freewheeling time of the lower
MOSFET body-diode conduction, and to prevent the upper and
lower MOSFETs from conducting simultaneously. This is
accomplished by ensuring either rising gate turns on its
MOSFET with minimum and sufficient delay after the other has
turned off.
During turn-off of the lower MOSFET, the PHASE voltage is
monitored until it reaches a -0.3V/+0.8V trip point for a
forward/reverse current, at which time the UGATE is released
to rise. An auto-zero comparator is used to correct the r
drop in the phase voltage preventing false detection of the
-0.3V phase level during r
of zero current, the UGATE is released after 35ns delay of the
LGATE dropping below 0.5V. During the phase detection, the
disturbance of LGATE falling transition on the PHASE node is
blanked out to prevent falsely tripping. Once the PHASE is
high, the advanced adaptive shoot-through circuitry monitors
C
t
DVID
REF
DVID
=
=
0.004X T
---- -
f
1
equation is due to the possibility that the VID code
S
REF
VID


S
----------------- -
0.0125
∆
), the size of the change (∆V
V
, the relationship between C
VID
is 22nF based on Equation 10.
VID
+
1.5


DS(ON
DVID
, is dependent on the switching
conduction period. In the case
REF
REF
is based on the time
VID
, between the REF
REF
), and the time
and T
July 27, 2005
VID
DS(ON)
(EQ. 10)
(EQ. 11)
FN9200.2
is
S
=