IR3505ZMTRPBF International Rectifier, IR3505ZMTRPBF Datasheet

Page 1

DESCRIPTION The IR3505Z Phase IC combined with an IR XPhase3 implement power solutions for the latest high performance CPUs and ASICs. The “Control” IC provides overall system control and interfaces with any number of “Phase” ICs which each drive and ...

Page 2

... ORDERING INFORMATION Part Number IR3505ZMTRPBF * IR3505ZMPBF * Samples only ABSOLUTE MAXIMUM RATINGS Stresses beyond those listed below may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications are not implied. Operating Junction Temperature… ...

Page 3

RECOMMENDED OPERATING CONDITIONS FOR RELIABLE OPERATION WITH MARGIN 8.0V ≤ V ≤ 16V, 4.75V ≤ V ≤ 7.5V, 0.5V ≤ V(DACIN) ≤ 1.6V, 250kHz ≤ CLKIN ≤ 9MHz, 250kHz ≤ PHSIN CC CCL o o ≤1.5MHz ≤ T ...

Page 4

PARAMETER PWM Comparator PWM Ramp Slope Vin=12V Input Offset Voltage Note 1 EAIN Bias Current 0 ≤ EAIN ≤ 3V Minimum Pulse Width Note 1 Minimum GATEH Turn-off Time Current Sense Amplifier CSIN+/- Bias Current CSIN+/- Bias Current Note 1 ...

Page 5

PARAMETER OVP Comparator OVP Threshold Propagation Delay Synchronous Rectification Disable Comparator Threshold Voltage Negative Current Comparator Input Offset Voltage Propagation Delay Time Bootstrap Diode Forward Voltage Debug Comparator Threshold Voltage General VCC Supply Current VCCL Supply Current BOOST Supply Current ...

Page 6

PIN DESCRIPTION PIN# PIN SYMBOL PIN DESCRIPTION 1 ISHARE Output of the Current Sense Amplifier is connected to this pin through a 3kΩ resistor. Voltage on this pin is equal to V(DACIN) + 32.5 [V(CSIN+) – V(CSIN-)]. Connecting all ISHARE ...

Page 7

SYSTEM THEORY OF OPERATION PWM Control Method The PWM block diagram of the XPhase trailing edge modulation is used. A high-gain wide-bandwidth voltage type error amplifier in the Control IC is used for the voltage control loop. Input voltage is ...

Page 8

Control IC CLKOUT (Phase IC CLKIN) Control IC PHSOUT (Phase IC1 PHSIN) Phase IC1 PWM Latch SET Phase IC 1 PHSOUT (Phase IC2 PHSIN) Phase IC 2 PHSOUT (Phase IC3 PHSIN) Phase IC 3 PHSOUT (Phase IC4 PHSIN) Phase IC4 ...

Page 9

PHASE IC CLOCK PULSE EAIN PWMRMP VDAC GATEH GATEL STEADY-STATE OPERATION TM Body Braking In a conventional synchronous buck converter, the minimum time required to reduce the current in the inductor in response to a load step decrease is; The ...

Page 10

Figure 4 Inductor Current Sensing and Current Sense Amplifier The advantage of sensing the inductor current versus high side or low side sensing is that actual output current being delivered to the load is obtained rather than peak or sampled ...

Page 11

IR3505Z THEORY OF OPERATION Block Diagram The Block diagram of the IR3505Z is shown in Figure 5, and specific features are discussed in the following sections. CLKIN PHSIN 100% DUTY LATCH PWMQ CLK Q PWM_CLK PWM_CLK D PWM COMPARATOR EAIN ...

Page 12

Over Voltage Protection (OVP) The IR3505Z includes over-voltage protection that turns on the low side MOSFET to protect the load in the event of a shorted high-side MOSFET, converter out of regulation, or connection of the converter output to an ...

Page 13

PWM Ramp Every time the phase IC is powered up PWM ramp magnitude is calibrated to generate a 50 mV/% ramp for a VCC=12V. For example, for a 15% duty ratio the ramp amplitude is 750mV for VCC=12V. Feed-forward control ...

Page 14

Applications information IR3505Z EXTERNAL COMPONENTS Inductor Current Sensing Capacitor C The DC resistance of the inductor is utilized to sense the inductor current. Usually the resistor parallel with the inductor are chosen to match the time constant ...

Page 15

Three Phase Two Phase Page Figure 8 – Optional Phase application circuit IR3505Z March 17, 2009 ...

Page 16

LAYOUT GUIDELINES The following layout guidelines are recommended to reduce the parasitic inductance and resistance of the PCB layout, therefore minimizing the noise coupled to the IC. • Dedicate at least one middle layer for a ground plane. • Separate ...

Page 17

PCB Metal and Component Placement • Lead land width should be equal to nominal part lead width. The minimum lead to lead spacing should be ≥ 0.2mm to minimize shorting. • Lead land length should be equal to maximum part ...

Page 18

Solder Resist • The solder resist should be pulled away from the metal lead lands by a minimum of 0.06mm. The solder resist mis-alignment is a maximum of 0.05mm and it is recommended that the lead lands are all Non ...

Page 19

Stencil Design • The stencil apertures for the lead lands should be approximately 80% of the area of the lead lands. Reducing the amount of solder deposited will minimize the occurrence of lead shorts. Since for 0.5mm pitch devices the ...

Page 20

PACKAGE INFORMATION 16L MLPQ ( Body) – θ IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 www.irf.com Page C/W, θ Data and specifications ...