PSD4235G2V-12UI STMicroelectronics, PSD4235G2V-12UI Datasheet - Page 64

• Manufacturer Part Number: PSD4235G2V-12UI
• Description: IC FLASH 4MBIT 120NS 80TQFP
• Manufacturer: STMicroelectronics

Specifications of PSD4235G2V-12UI

• Format - Memory: FLASH
• Memory Type: FLASH
• Memory Size: 4M (512K x 8)
• Speed: 120ns
• Interface: Parallel
• Voltage - Supply: 3 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 80-TQFP, 80-VQFP
• Number Of Macrocells: 24
• Maximum Operating Frequency: 25.6 MHz
• Delay Time: 90 ns
• Operating Supply Voltage: 3 V to 3.6 V
• Maximum Operating Temperature: 85 C
• Minimum Operating Temperature: - 40 C
• Mounting Style: SMD/SMT
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 497-1970

Complex PLD (CPLD)
18.3
18.4
18.5
64/129
Loading and Reading the output macrocells (OMC)
The output macrocells (OMC) block occupies a memory location in the MCU address space,
as defined by the CSIOP (see
macrocells (OMC) can be loaded from the data bus by a MCU. Loading the output
macrocells (OMC) with data from the MCU takes priority over internal functions. As such,
the preset, clear, and clock inputs to the flip-flop can be overridden by the MCU. The ability
to load the flip-flops and read them back is useful in such applications as loadable counters
and shift registers, mailboxes, and handshaking protocols.
Data is loaded to the output macrocells (OMC) on the trailing edge of Write Strobe
(WR/WRL, CNTL0).
The OMC Mask register
There is one Mask register for each of the two groups of eight output macrocells (OMC). The
Mask registers can be used to block the loading of data to individual output macrocells
(OMC). The default value for the Mask registers is 00h, which allows loading of the output
macrocells (OMC). When a given bit in a Mask register is set to a '1,' the MCU is blocked
from writing to the associated output macrocells (OMC). For example, suppose McellA0-
McellA3 are being used for a state machine. You would not want an MCU WRITE to McellA
to overwrite the state machine registers. Therefore, you would want to load the Mask
register for McellA (Mask macrocell A) with the value 0Fh.
The output Enable of the OMC
The output macrocells (OMC) can be connected to an I/O port pin as a PLD output. The
output enable of each port pin driver is controlled by a single product term from the AND
Array, ORed with the Direction register output. The pin is enabled upon Power-up if no
output enable equation is defined and if the pin is declared as a PLD output in PSDsoft
Express.
If the output macrocell (OMC) output is declared as an internal node and not as a port pin
output in the PSDabel file, then the port pin can be used for other I/O functions. The internal
node feedback can be routed as an input to the AND Array.
Section 20: I/O
ports). The flip-flops in each of the 16 output
PSD4235G2