LPC1788FBD144,551 NXP Semiconductors, LPC1788FBD144,551 Datasheet - Page 49

no-image

LPC1788FBD144,551

Manufacturer Part Number
LPC1788FBD144,551
Description
8-bit Microcontrollers - MCU CORTEX-M3 512KB FL 96KB SRAM 4KB EE USB
Manufacturer
NXP Semiconductors
Datasheet

Specifications of LPC1788FBD144,551

Rohs
yes
Factory Pack Quantity
60
NXP Semiconductors
LPC178X_7X
Product data sheet
7.14.1 Features
7.14 Ethernet
Remark: The Ethernet block is available on parts LPC1788/86 and LPC1778/76.
The Ethernet block contains a full featured 10 Mbit/s or 100 Mbit/s Ethernet MAC
designed to provide optimized performance through the use of DMA hardware
acceleration. Features include a generous suite of control registers, half or full duplex
operation, flow control, control frames, hardware acceleration for transmit retry, receive
packet filtering and wake-up on LAN activity. Automatic frame transmission and reception
with scatter-gather DMA off-loads many operations from the CPU.
The Ethernet block and the CPU share the ARM Cortex-M3 D-code and system bus
through the AHB-multilayer matrix to access the various on-chip SRAM blocks for
Ethernet data, control, and status information.
The Ethernet block interfaces between an off-chip Ethernet PHY using the Media
Independent Interface (MII) or Reduced MII (RMII) protocol and the on-chip Media
Independent Interface Management (MIIM) serial bus.
Ethernet standards support:
– Supports 10 Mbit/s or 100 Mbit/s PHY devices including 10 Base-T, 100 Base-TX,
– Fully compliant with IEEE standard 802.3.
– Fully compliant with 802.3x Full Duplex Flow Control and Half Duplex back
– Flexible transmit and receive frame options.
– Virtual Local Area Network (VLAN) frame support.
Memory management:
– Independent transmit and receive buffers memory mapped to shared SRAM.
– DMA managers with scatter/gather DMA and arrays of frame descriptors.
– Memory traffic optimized by buffering and pre-fetching.
Enhanced Ethernet features:
– Receive filtering.
– Multicast and broadcast frame support for both transmit and receive.
– Optional automatic Frame Check Sequence (FCS) insertion with Circular
– Selectable automatic transmit frame padding.
– Over-length frame support for both transmit and receive allows any length frames.
– Promiscuous receive mode.
– Automatic collision back-off and frame retransmission.
– Includes power management by clock switching.
– Wake-on-LAN power management support allows system wake-up: using the
Physical interface:
100 Base-FX, and 100 Base-T4.
pressure.
Redundancy Check (CRC) for transmit.
receive filters or a magic frame detection filter.
All information provided in this document is subject to legal disclaimers.
Rev. 4.1 — 15 November 2012
32-bit ARM Cortex-M3 microcontroller
LPC178x/7x
© NXP B.V. 2012. All rights reserved.
49 of 120

Related parts for LPC1788FBD144,551