MK10DN64VLF5 Freescale Semiconductor, MK10DN64VLF5 Datasheet - Page 47

no-image

MK10DN64VLF5

Manufacturer Part Number
MK10DN64VLF5
Description
ARM Microcontrollers - MCU Kinetis 64K
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MK10DN64VLF5

Rohs
yes
Core
ARM Cortex M4
Processor Series
K10P32M50SF0
Data Bus Width
32 bit
Maximum Clock Frequency
50 MHz
Program Memory Size
64 KB
Data Ram Size
16 KB
On-chip Adc
Yes
Operating Supply Voltage
1.71 V to 3.6 V
Operating Temperature Range
- 40 C to + 105 C
Package / Case
LQFP-48
Mounting Style
SMD/SMT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MK10DN64VLF5
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MK10DN64VLF5
Manufacturer:
NXP/恩智浦
Quantity:
20 000
1. The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage
2. The delay is programmable in SPIx_CTARn[PSSCK] and SPIx_CTARn[CSSCK].
3. The delay is programmable in SPIx_CTARn[PASC] and SPIx_CTARn[ASC].
Freescale Semiconductor, Inc.
DSPI_PCSn
DSPI_SCK
(CPOL=0)
DSPI_SIN
DSPI_SOUT
range the maximum frequency of operation is reduced.
Num
DS3
DS4
DS5
DS6
DS7
DS8
DS10
DS11
DS12
DS13
DS14
DS15
DS16
Num
DS9
DSPI_PCSn valid to DSPI_SCK delay
DSPI_SCK to DSPI_PCSn invalid delay
DSPI_SCK to DSPI_SOUT valid
DSPI_SCK to DSPI_SOUT invalid
DSPI_SIN to DSPI_SCK input setup
DSPI_SCK to DSPI_SIN input hold
Table 32. Master mode DSPI timing (full voltage range) (continued)
Operating voltage
Frequency of operation
DSPI_SCK input cycle time
DSPI_SCK input high/low time
DSPI_SCK to DSPI_SOUT valid
DSPI_SCK to DSPI_SOUT invalid
DSPI_SIN to DSPI_SCK input setup
DSPI_SCK to DSPI_SIN input hold
DSPI_SS active to DSPI_SOUT driven
DSPI_SS inactive to DSPI_SOUT not driven
Table 33. Slave mode DSPI timing (full voltage range)
Figure 17. DSPI classic SPI timing — master mode
DS7
DS3
Description
K10 Sub-Family Data Sheet, Rev. 4 5/2012.
First data
Description
DS8
First data
DS5
DS2
Data
Data
DS6
(t
(t
BUS
BUS
Peripheral operating requirements and behaviors
DS1
Last data
19.1
Min.
-1.2
4
4
0
x 2) −
x 2) −
Last data
(t
SCK
8 x t
1.71
Min.
3.2
0
7
/2) - 4
DS4
BUS
Max.
8.5
(t
SCK/2)
Max.
6.25
3.6
24
19
19
Unit
ns
ns
ns
ns
ns
ns
+ 4
MHz
Notes
Unit
ns
ns
ns
ns
ns
ns
ns
ns
V
2
3
47

Related parts for MK10DN64VLF5