MK10DN64VLF5 Freescale Semiconductor, MK10DN64VLF5 Datasheet - Page 45

no-image

MK10DN64VLF5

Manufacturer Part Number
MK10DN64VLF5
Description
ARM Microcontrollers - MCU Kinetis 64K
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MK10DN64VLF5

Rohs
yes
Core
ARM Cortex M4
Processor Series
K10P32M50SF0
Data Bus Width
32 bit
Maximum Clock Frequency
50 MHz
Program Memory Size
64 KB
Data Ram Size
16 KB
On-chip Adc
Yes
Operating Supply Voltage
1.71 V to 3.6 V
Operating Temperature Range
- 40 C to + 105 C
Package / Case
LQFP-48
Mounting Style
SMD/SMT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MK10DN64VLF5
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MK10DN64VLF5
Manufacturer:
NXP/恩智浦
Quantity:
20 000
6.8.1 DSPI switching specifications (limited voltage range)
The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with
master and slave operations. Many of the transfer attributes are programmable. The tables
below provide DSPI timing characteristics for classic SPI timing modes. Refer to the
DSPI chapter of the Reference Manual for information on the modified transfer formats
used for communicating with slower peripheral devices.
1. The delay is programmable in SPIx_CTARn[PSSCK] and SPIx_CTARn[CSSCK].
2. The delay is programmable in SPIx_CTARn[PASC] and SPIx_CTARn[ASC].
Freescale Semiconductor, Inc.
DSPI_PCSn
DSPI_SCK
(CPOL=0)
DSPI_SIN
DSPI_SOUT
Num
DS1
DS2
DS3
DS4
DS5
DS6
DS7
DS8
Num
Operating voltage
Frequency of operation
DSPI_SCK output cycle time
DSPI_SCK output high/low time
DSPI_PCSn valid to DSPI_SCK delay
DSPI_SCK to DSPI_PCSn invalid delay
DSPI_SCK to DSPI_SOUT valid
DSPI_SCK to DSPI_SOUT invalid
DSPI_SIN to DSPI_SCK input setup
DSPI_SCK to DSPI_SIN input hold
Operating voltage
Frequency of operation
Table 30. Master mode DSPI timing (limited voltage range)
Table 31. Slave mode DSPI timing (limited voltage range)
Figure 15. DSPI classic SPI timing — master mode
DS7
DS3
Description
K10 Sub-Family Data Sheet, Rev. 4 5/2012.
First data
Description
DS8
First data
Table continues on the next page...
DS5
DS2
Data
Data
DS6
(t
(t
(t
SCK
BUS
BUS
2 x t
Peripheral operating requirements and behaviors
DS1
Last data
Min.
2.7
14
/2) − 2
2
2
0
0
x 2) −
x 2) −
BUS
Last data
Min.
2.7
(t
DS4
SCK
Max.
3.6
25
/2) + 2
8
Max.
12.5
3.6
MHz
Unit
ns
ns
ns
ns
ns
ns
ns
ns
V
MHz
Notes
Unit
V
1
2
45

Related parts for MK10DN64VLF5