HI-6121PQMF HOLTIC [Holt Integrated Circuits], HI-6121PQMF Datasheet - Page 13

no-image

HI-6121PQMF

Manufacturer Part Number
HI-6121PQMF
Description
MIL-STD-1553 Remote Terminal ICs
Manufacturer
HOLTIC [Holt Integrated Circuits]
Datasheet
REGISTERS, Cont.
8
7
6
MCOPT3
MCOPT2
MCOPT1
Mode Code Option 1.
transmitter” shutdown and override mode commands. When MCOPT4 equals zero, transmitter
shutdown (or shutdown override) automatically occurs when the received mode data value matches
the inactive bus “Bus Select” register.
This table shows device response for “transmitter shutdown” and “override transmitter shutdown”
mode code commands for different option configurations:
Mode Code Option 3.
Mode Code Option 2.
If both of these bits equal one, the data word received with a valid “synchronize” mode command
(MC17) is unconditionally loaded into the Time-Tag counter. For non-broadcast MC17 commands,
the counter load occurs before status word transmission. If both of these bits equal 0, the external
host assumes responsibility for actions needed to perform “synchronize” duties upon reception of the
valid MC17 “synchronize”mode code command, but status transmission automatically occurs.
The binary 01 and 10 combinations of the MCOPT3 and MCOPT2 bits support certain extended
subaddressing schemes.
automatically loaded into the Time-Tag counter
MCOPT3-MCOPT2 bits equal 10, the received data word is automatically loaded into the Time-Tag
counter
counter load occurs before status word transmission.
If this bit is logic 0, reception of a “transmit vector word” mode command (MC16) causes automatic
reset of the Service Request status bit. The Service Request bit is reset in the Status Word Bits
“Bus Select ”value
“Bus Select ”value
“Bus Select ”value
“Bus Select ”value
MC20 ( or MC21)
MC20 ( or MC21)
MC20 ( or MC21)
MC20 ( or MC21)
does NOT match
does NOT match
value matches
value matches
MC4 (or MC5)
unconditional
if mode data
if mode data
if mode data
if mode data
fulfillment
if bit 0 of the received data word equals 1.
The MCOPT4 bit in Configuration Register 2 is logic 0 or 1
HOLT INTEGRATED CIRCUITS
(Host can modify BUSINH
The MCOPT4 bit in Configuration Register 2 is logic 0
The MCOPT4 bit in Configuration Register 2 is logic 1
bit in Configuration Reg 1
(only Tx is disabled, if the
(only Tx is disabled, if the
SDSEL
SDSEL config. bit = 1)
status NOT changed
status NOT changed
Inactive Bus Tx & Rx
Inactive Bus Tx & Rx
Inactive Bus Tx & Rx
Inactive Bus Tx & Rx
Inactive Bus Tx & Rx
Disabled (Enabled).
Disabled (Enabled).
status not changed
HI-6120, HI-6121
If the MCOPT3-MCOPT2 bits equal 01, the received data word is
config. bit = 1)
13
)
if
bit 0 of the received data word equals 0.
Status Word
Status Word
Status Word
Status Word
Status Word
transmitted,
transmitted,
transmitted,
transmitted,
transmitted,
broadcast.
broadcast.
broadcast.
broadcast.
broadcast.
unless
unless
unless
unless
unless
For non-broadcast MC17 commands, the
TXSD & RXSD bits are static.
TXSD & RXSD bits are static.
(only TXSD bit updated, if the
(only TXSD bit updated, if the
TXSD & RXSD bits updated.
SDSEL configuration bit = 1)
TXSD & RXSD bits updated.
SDSEL configuration bit = 1)
TXSD & RXSD bits are static
In BIT Word Register, the
In BIT Word Register, the
In BIT Word Register, the
In BIT Word Register,
In BIT Word Register,
If the

Related parts for HI-6121PQMF