ZL50015GAC ZARLINK [Zarlink Semiconductor Inc], ZL50015GAC Datasheet - Page 29
![no-image](/images/no-image-200.jpg)
ZL50015GAC
Manufacturer Part Number
ZL50015GAC
Description
Enhanced 1 K Digital Switch with Stratum 4E DPLL
Manufacturer
ZARLINK [Zarlink Semiconductor Inc]
Datasheet
1.ZL50015GAC.pdf
(122 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ZL50015GAC
Manufacturer:
ZARLINK
Quantity:
37
- Current page: 29 of 122
- Download datasheet (917Kb)
7.0
Various registers are provided to adjust the input delay and output advancement for each input and output data
stream. The input bit delay and output bit advancement can vary from 0 to 7 bits for each individual stream.
If input delay of less than a bit is desired, different sampling points can be used to handle the adjustments. The
sampling point can vary from 1/4 to 4/4 with a 1/4-bit increment for all input streams, unless the stream is operating
at 16.384 Mbps, in which case the fractional bit delay has a 1/2-bit increment. By default, the sampling point is set
to the 3/4-bit location for non-16.384 Mbps data rates and the 1/2-bit location for the 16.384 Mbps data rate.
The fractional output bit advancement can vary from 0 to 3/4 bits, again with a 1/4-bit increment, unless the output
stream is operating at 16.384 Mbps, in which case the output bit advancement has a 1/2-bit increment from 0 to 1/2
bit. By default, there is 0 output bit advancement.
Although input delay or output advancement features are available on streams which are operating in bi-directional
mode it is not recommended, as it can easily cause bus contention. If users require this function, special attention
must be given to the timing to ensure contention is minimized.
7.1
The input bit delay programming feature provides users with the flexibility of handling different wire delays when
designing with source streams for different devices.
By default, all input streams have zero bit delay, such that bit 7 is the first bit that appears after the input frame
boundary (assuming ST-BUS formatting). The input delay is enabled by STIN[n]BD2-0 (bits 8 - 6) in the Stream
Input Control Register 0 - 15 (SICR0 - 15) as described in Table 43 on page 79. The input bit delay can range from
0 to 7 bits.
FPi
STi[n]
Bit Delay = 0
(Default)
STi[n]
Bit Delay = 1
Input Bit Delay Programming
Data Input Delay and Data Output Advancement
Note: Last Channel = 31, 63, 127 and 255 for 2.048, 4.096, 8.192 and 16.384 Mbps modes respectively.
4 3
5
Last Channel
Last Channel
4 3
2 1 0
Figure 13 - Input Bit Delay Timing Diagram (ST-BUS)
2 1 0
7
6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2
7
6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3
Channel 0
Bit Delay = 1
Channel 0
Zarlink Semiconductor Inc.
ZL50015
29
Channel 1
Channel 1
Channel 2
Channel 2
Data Sheet
Related parts for ZL50015GAC
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![ZL50015](/images/no-image3.png)
Part Number:
Description:
Enhanced 1 K Digital Switch with Stratum 4E DPLL
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL1430](/images/manufacturer_photos/0/7/727/zarlink_semiconductor_tmb.jpg)
Part Number:
Description:
Zarlink Semiconductor Inc [TV IF PREAMPLIFIER]
Manufacturer:
Zarlink Semiconductor
Datasheet:
![MT312C](/images/no-image3.png)
Part Number:
Description:
Satellite Channel Decoder
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![MSC60028/IG/DP2S](/images/no-image3.png)
Part Number:
Description:
Power Factor Controller
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![P10C68-](/images/no-image3.png)
Part Number:
Description:
CMOS/SNOS NVSRAM HIGH PERFORMANCE 8 K x 8 NON-VOLATILE STATIC RAM
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL2009KG](/images/no-image3.png)
Part Number:
Description:
Dual stage IF amplifier for cable tuners
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL2101C](/images/no-image3.png)
Part Number:
Description:
Synthesized Broadband Converter with Programmable Power
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL2150KG](/images/no-image3.png)
Part Number:
Description:
Cable Tuner Front End LNA with AGC
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL2150LH2S](/images/no-image3.png)
Part Number:
Description:
Front End Power Splitter with AGC
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL2524HP](/images/no-image3.png)
Part Number:
Description:
1.3GHz Dual Wideband Logarithmic Amplifier
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL2610IG](/images/no-image3.png)
Part Number:
Description:
Wide Dynamic Range Image Reject MOPLL
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL1451NADP](/images/no-image3.png)
Part Number:
Description:
WIDEBAND PLL FM DETECTOR FOR SATELLITE TV
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL1452NAMP](/images/no-image3.png)
Part Number:
Description:
WIDEBAND LINEAR FM DETECTOR FOR SATELLITE TV
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL161](/images/no-image3.png)
Part Number:
Description:
WIDEBAND LOG IF STRIP AMPLIFIER
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet:
![SL1613CDP](/images/no-image3.png)
Part Number:
Description:
WIDEBAND LOG IF STRIP AMPLIFIER
Manufacturer:
ZARLINK [Zarlink Semiconductor Inc]
Datasheet: