CS8900-CQ3 Cirrus Logic, CS8900-CQ3 Datasheet - Page 66

no-image

CS8900-CQ3

Manufacturer Part Number
CS8900-CQ3
Description
Crystal LAN ISA Ethernet Controller
Manufacturer
Cirrus Logic
Datasheet
4.4.19 Register 16: Self Status
(SelfST, Read-only, Address: PacketPage base + 0136h)
SelfST reports the status of the EEPROM interface and the initialization process.
010110
3,3VActive
INITD
SIBUSY
EEPROMpresent
EEPROMOK
ELpresent
EEsize
Reset value is: 0000 0000 0001 0110
66
INITD
7
F
3.3V Active
Status Register. When reading this register, these bits will be 010110, where the LSB corre-
sponds to Bit 0.
5V supply, this bit is clear.
grammed. The host must not write to PacketPage base + 0040h nor 0042h until SIBUSY is
clear.
bit is clear. If the EEDataIn pin is high after reset, the CS8900A "assumes" that an EEPROM
is present, and this bit is set.
(Bit 9) and EEPROMOK bit (Bit A) are both set. If clear, the EEPROM size is either 128 words
(’C56 or ’CS56) or 256 words (C66 or ’CS66). If set, the EEPROM size is 64 words (’C46 or
’CS46).
These bits provide an internal address used by the CS8900A to identify this as the Chip Self
If the CS8900A is operating on a 3.3V supply, this bit is set. If the CS8900A is operating on a
If set, the CS8900A initialization, including read-in of the EEPROM, is complete.
If set, the EECS output pin is high indicating that the EEPROM is currently being read or pro-
If the EEDataIn pin is low after reset, there is no EEPROM present, and the EEPROMpresent
If set, the checksum of the EEPROM readout was OK.
If set, external logic for Latchable Address bus decode is present.
This bit shows the size of the attached EEPROM and is valid only if the EEPROMpresent bit
6
E
D
5
CIRRUS LOGIC PRODUCT DATA SHEET
EEsize
C
4
ELPresent
B
3
Crystal LAN™ ISA Ethernet Controller
010110
EEPROM OK
A
2
EEPROM
present
1
9
CS8900A
SIBUSY
DS271PP3
0
8

Related parts for CS8900-CQ3