NAND08GW3C2A NUMONYX [Numonyx B.V], NAND08GW3C2A Datasheet - Page 24

no-image

NAND08GW3C2A

Manufacturer Part Number
NAND08GW3C2A
Description
8/16 Gbit, 2112 byte page, 3 V supply, multilevel, multiplane, NAND Flash memory
Manufacturer
NUMONYX [Numonyx B.V]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
NAND08GW3C2AN1
Manufacturer:
ST
0
Device operations
6.5
6.6
Figure 9.
24/58
RB
I/O
Sequential Input
To input data sequentially the addresses must be sequential and remain in one block.
For Sequential Input, each Page Program operation comprises five steps:
1.
2.
3.
4.
5.
Random Data Input
During a Sequential Input operation, the next sequential address to be programmed can be
replaced by a random address issuing a Random Data Input command. The following two
steps are required to issue the command:
1.
2.
Random Data Input can be repeated as often as required in any given page.
Once the Program operation has started the Status Register can be read using the Read
Status Register command. During program operations the status register only flags errors
for bits set to ‘1’ that have not been successfully programmed to ‘0’.
During the Program operation, only the Read Status Register and Reset commands are
accepted; all other commands are ignored. Once the Program operation has completed, the
P/E/R controller bit SR6 is set to ‘1’ and the Ready/Busy signal goes High.
The device remains in Read Status Register mode until another valid command is written to
the command interface.
Page Program operation
Page Program
Setup Code
One bus cycle is required to set up the Page Program (Sequential Input) command
(see
Five bus cycles are then required to input the program address (refer to
The data is loaded into the data registers.
One bus cycle is required to issue the Page Program Confirm command to start the
P/E/R controller. The P/E/R only starts if the data has been loaded in step 3.
The P/E/R controller then programs the data into the array.
One bus cycle is required to setup the Random Data Input command (see
Two bus cycles are then required to input the new column address (refer to
80h
Table
7).
Address Inputs
Data Input
(Program Busy time)
NAND08GW3C2A, NAND16GW3C2A
Confirm
Code
10h
tBLBH2
Busy
Read Status Register
70h
Table
Table
SR0
Table
5).
ai08659
7).
5).

Related parts for NAND08GW3C2A