ST16C1450CJ28 EXAR [Exar Corporation], ST16C1450CJ28 Datasheet - Page 6

• Manufacturer Part Number: ST16C1450CJ28
• Description: 2.97V TO 5.5V UART
• Manufacturer: EXAR [Exar Corporation]

ST16C1450/51
2.97V TO 5.5V UART
ANCILLARY SIGNALS
RESET
XTAL1
XTAL2
CTS#
DTR#
DSR#
N
RTS#
CD#
RST
VCC
CLK
RI#
AME
(1450)
28-P
PDIP
22
25
23
26
27
17
12
13
24
28
-
-
IN
(1451)
28-P
PDIP
22
25
23
26
27
16
12
24
17
28
-
-
IN
28-P
(1450)
PLCC
22
25
23
26
27
17
12
13
24
28
-
-
IN
28-P
(1451)
PLCC
22
25
23
26
27
16
12
24
17
28
-
-
IN
(145X)
48-P
TQFP
31
34
32
39
40
21
15
16
33
22
41
-
IN
T
Pwr Power supply input of 2.97 to 5.5V.
YPE
O
O
O
O
I
I
I
I
I
I
I
6
Request to Send or general purpose output (active low). If
this pin is not needed for modem communication, then it can
be used as a general I/O. If it is not used, leave it uncon-
nected.
Clear to Send or general purpose input (active low). If this
pin is not needed for modem communication, then it can be
used as a general I/O. If it is not used, connect it to VCC.
Data Terminal Ready or general purpose output (active
low). If this pin is not needed for modem communication,
then it can be used as a general I/O. If it is not used, leave it
unconnected.
Data Set Ready input or general purpose input (active low).
If this pin is not needed for modem communication, then it
can be used as a general I/O. If it is not used, connect it to
VCC.
Carrier Detect input or general purpose input (active low). If
this pin is not needed for modem communication, then it can
be used as a general I/O. If it is not used, connect it to VCC.
Ring Indicator input or general purpose input (active low). If
this pin is not needed for modem communication, then it can
be used as a general I/O. If it is not used, connect it to VCC.
External Clock Input. This function is associated with 28 pin
PDIP and 28 pin PLCC ST16C1451 packages only. An
external clock must be connected to this pin to clock the
baud rate generator and internal circuitry.
Crystal or external clock input. See
oscillator connections.
Crystal or buffered clock output. See
oscillator connections.
Reset Input (active high). When it is asserted, the UART
configuration registers are reset to default values, see
Table
Reset Output (active high). This output is only available on
the ST16C1451. When IER bit-5 is a logic 0, RST will follow
the logical state of the RESET pin. When IER bit-5 is a logic
1, the user may send software (soft) resets via MCR bit-2.
Soft resets from MCR bit-2 are “ORed” with the state of the
RESET pin.
6.
D
ESCRIPTION
Figure 4
Figure 4
áç
áç
áç
áç
for typical
for typical
REV. 4.2.0