AN983 ETC [List of Unclassifed Manufacturers], AN983 Datasheet - Page 24
![no-image](/images/no-image-200.jpg)
AN983
Manufacturer Part Number
AN983
Description
PCI/miniPCI-to-Ethernet LAN Controller
Manufacturer
ETC [List of Unclassifed Manufacturers]
Datasheet
1.AN983.pdf
(91 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AN983B
Manufacturer:
ADMTEK
Quantity:
672
Part Number:
AN983B
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
AN983B-BG-T-V8
Manufacturer:
Infineon Technologies
Quantity:
10 000
Company:
Part Number:
AN983BLX-BG-T-V1
Manufacturer:
Infineon Technologies
Quantity:
10 000
Company:
Part Number:
AN983BX-BG-R-V1
Manufacturer:
Infineon Technologies
Quantity:
10 000
Part Number:
AN983BX-BG-T-V1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
AN983BX-BG-T-V8
Manufacturer:
LANTIQ
Quantity:
800
Company:
Part Number:
AN983X-AH-T-21
Manufacturer:
CY
Quantity:
1 045
CR4 (offset = 10h), IOBA - I/O Base Address
CR5 (offset = 14h), MBA - Memory Base Address
CR11 (offset = 2ch), SID - Subsystem ID.
CR12 (offset = 30h), BRBA - Boot ROM Base Address.
7 ~ 0
Bit #
31~ 8
7 ~ 1
0
Bit #
31~ 10
9 ~ 1
0
Bit #
31~16
15~ 0
Bit #
31~17
16 ~ 1
Rev. 1.8
CLS
Name
IOBA
---
IOSI
Name
MBA
---
IOSI
Name
SID
SVID
Name
BRBA
---
timer expires and the AN983B still asserted FRAME#, then the
AN983B will terminate the data transaction as soon as its
GNT# is removed.
Cache Line Size. This value specifies the system cache line
size in units of 32-bit double words (DW). The AN983B
supports 8, 16, and 32 DW of cache line size. This value is
used by the AN983B driver to program the cache alignment
bits (bit 14 and 15 of CSR0). The cache alignment bits are
used for cache oriented PCI commands; say
memory-read-line, memory-read-multiple, and
memory-write-and-invalidate.
Descriptions
I/O Base Address. This value indicate the base address of PCI
control and status register (CSR0~28)
Reserved.
I/O Space Indicator.
1: means that the configuration registers map into the I/O
space.
Descriptions
Memory Base Address. This value indicate the base address
of PCI control and status register (CSR0~28)
Reserved.
Memory Space Indicator.
1: means that the configuration registers map into the I/O
space.
Descriptions
Subsystem ID. This value is loaded from EEPROM after power
on or hardware reset.
Subsystem Vendor ID. This value is loaded from EEPROM after
power on or hardware reset.
Descriptions
Boot ROM Base Address. This value indicates the address
mapping of boot ROM field. Besides, it also defines the boot
ROM size. The value of bit 17~10 is set to 0 for AN983B
supports up to 256KB of boot ROM.
Reserved
AN983B
www.admtek.com.tw
ADMtek Inc.
PCI/miPCI Fast Ethernet Controller with integrated PHY
0
Default Val RW Type
0
1
Default Val RW Type
0
0
Default Val RW Type
From
EEPROM
From
EEPROM
Default Val RW Type
X: b31~18
0: b17~10
0
R/W
R/W
RO
R/W
RO
RO
RO
R/W
RO
RO R/W
24