MC68HC908QY2 MOTOROLA [Motorola, Inc], MC68HC908QY2 Datasheet - Page 133
MC68HC908QY2
Manufacturer Part Number
MC68HC908QY2
Description
Microcontrollers
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet
1.MC68HC908QY2.pdf
(230 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC68HC908QY2CPE
Manufacturer:
FREESCALE
Quantity:
7 762
Company:
Part Number:
MC68HC908QY2MDTE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
MC68HC908QY2MDTE
Manufacturer:
Freescale
Quantity:
204
Part Number:
MC68HC908QY2MDTE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68HC908QY2MP
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC68HC908QY2MPE
Manufacturer:
Freescale
Quantity:
2 304
Company:
Part Number:
MC68HC908QY2VPE
Manufacturer:
Freescale Semiconductor
Quantity:
135
10.5.1 TIM Counter Prescaler
10.5.2 Input Capture
10.5.3 Output Compare
MOTOROLA
$002A
$0029
Addr.
MC68HC908QY4•MC68HC908QT4•MC68HC908QY2•MC68HC908QT2•MC68HC908QY1•MC68HC908QT1
Register Name
TIM Channel 1
TIM Channel 1
See page 149.
See page 149.
Register High
Register Low
Figure 10-2. TIM I/O Register Summary (Continued)
(TCH1H)
(TCH1L)
The TIM clock source is one of the seven prescaler outputs. The
prescaler generates seven clock rates from the internal bus clock. The
prescaler select bits, PS[2:0], in the TIM status and control register
(TSC) select the TIM clock source.
With the input capture function, the TIM can capture the time at which an
external event occurs. When an active edge occurs on the pin of an input
capture channel, the TIM latches the contents of the TIM counter into the
TIM channel registers, TCHxH:TCHxL. The polarity of the active edge is
programmable. Input captures can generate TIM central processor unit
(CPU) interrupt requests.
With the output compare function, the TIM can generate a periodic pulse
with a programmable polarity, duration, and frequency. When the
counter reaches the value in the registers of an output compare channel,
the TIM can set, clear, or toggle the channel pin. Output compares can
generate TIM CPU interrupt requests.
Reset:
Reset:
Read:
Read:
Write:
Write:
Bit 15
Timer Interface Module (TIM)
Bit 7
Bit 7
= Unimplemented
Bit 14
Bit 6
6
Bit 13
Bit 5
5
Indeterminate after reset
Indeterminate after reset
Bit 12
Bit 4
4
Bit 11
Bit 3
3
Timer Interface Module (TIM)
Bit 10
Bit 2
2
Functional Description
Bit 9
Bit 1
1
Bit 0
Bit 8
Bit 0
133