PEB2085 SIEMENS [Siemens Semiconductor Group], PEB2085 Datasheet - Page 228

no-image

PEB2085

Manufacturer Part Number
PEB2085
Description
ISDN SubscribernAccess Controller
Manufacturer
SIEMENS [Siemens Semiconductor Group]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB2085-P
Manufacturer:
SIEMENS/西门子
Quantity:
20 000
Part Number:
PEB2085N
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
PEB2085N
Manufacturer:
ALLEGRO
Quantity:
5 510
Part Number:
PEB2085N
Manufacturer:
LNFINEON
Quantity:
20 000
Part Number:
PEB2085N V2.3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB2085NV1.1
Manufacturer:
PHI
Quantity:
399
Part Number:
PEB2085NV1.1
Manufacturer:
SIE
Quantity:
1 000
Part Number:
PEB2085NV1.1
Manufacturer:
SIE
Quantity:
20 000
Part Number:
PEB2085NV2.3
Manufacturer:
SIEMENS
Quantity:
5 967
Part Number:
PEB2085NV2.3
Manufacturer:
SIE
Quantity:
1 000
Part Number:
PEB2085NV2.3
Manufacturer:
SIEMENS/西门子
Quantity:
20 000
Part Number:
PEB2085P
Quantity:
41
Part Number:
PEB2085P
Manufacturer:
SIEMENS
Quantity:
1 000
FC2,1
ITF
Note:
4.2.16
Value after reset: 00
IMS
4.2.17
Value after reset:
SYN
SQR1-4 Received S/Q Bits
Semiconductor Group
FSC1,2 Control (TE mode only)
Determine the polarity of the symmetrical 8-kHz strobe signals FSC2 and FSC1, re-
spectively:
1: low during the first half, high during the second half.
Inter-Frame Time Fill
Selects the inter-frame time fill signal which is transmitted between HDLC frames.
0: idle (continuous 1 s).
1: flags (sequence of patterns: "0111 1110")
In TE and LT-T applications with D-channel access handling (collision resolution), the
only possible inter-frame time fill signal is idle (continuous 1 s). Otherwise the D
channel on the S/T bus cannot be accessed.
7
IOM Mode Selection
IOM-1 interface mode is selected when IMS = 0.
7
0: high during the first half of the 125- s frame (IOM, SLD, SSI), low during the se-
Additional Feature Register 2
S, Q Channel Receive Register
Synchronization State. Used in TE/LT-T mode only (pin M1 = 0).
The S/T receiver has synchronized to the received F
TE/LT-T mode (pin M1 = 0): Received S bits in frames 1, 6, 11 and 16,
respectively.
LT-S/NT mode (pin M1 = 1): Received F
respectively.
IMS
cond half.
0
0X
H
0
0
H
0
0
SYN
0
228
SQR1
0
ADF2
SQRR
A
bits in frames 1, 6, 11 and 16,
SQR2
0
Read/Write Address 39
Read
SQR3
A
and M bits (1) or not (0).
0
Register Description
SQR4
0
Address 3B
0
0
H
H

Related parts for PEB2085