PEB2085 SIEMENS [Siemens Semiconductor Group], PEB2085 Datasheet - Page 201

no-image

PEB2085

Manufacturer Part Number
PEB2085
Description
ISDN SubscribernAccess Controller
Manufacturer
SIEMENS [Siemens Semiconductor Group]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB2085-P
Manufacturer:
SIEMENS/西门子
Quantity:
20 000
Part Number:
PEB2085N
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
PEB2085N
Manufacturer:
ALLEGRO
Quantity:
5 510
Part Number:
PEB2085N
Manufacturer:
LNFINEON
Quantity:
20 000
Part Number:
PEB2085N V2.3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEB2085NV1.1
Manufacturer:
PHI
Quantity:
399
Part Number:
PEB2085NV1.1
Manufacturer:
SIE
Quantity:
1 000
Part Number:
PEB2085NV1.1
Manufacturer:
SIE
Quantity:
20 000
Part Number:
PEB2085NV2.3
Manufacturer:
SIEMENS
Quantity:
5 967
Part Number:
PEB2085NV2.3
Manufacturer:
SIE
Quantity:
1 000
Part Number:
PEB2085NV2.3
Manufacturer:
SIEMENS/西门子
Quantity:
20 000
Part Number:
PEB2085P
Quantity:
41
Part Number:
PEB2085P
Manufacturer:
SIEMENS
Quantity:
1 000
XPR
TIN
CISQ
SIN
EXI
Note:
4.1.4
Value after reset: 00
Note:
4.1.5
Semiconductor Group
Transmit Pool Ready
A data block of up to 32 bytes can be written to the XFIFO.
An XPR interrupt will be generated in the following cases:
– after an XTF or XIF command, when one transmit pool is emptied and the frame is
– after an XTF together with an XME command is issued, when the whole
– after an XIF together with an XME command is issued, when the whole I-frame has
Timer Interrupt
The internal timer and repeat counter has expired (see TIMR register).
C/I or S/Q Channel Change
A change in C/I channel 0, C/I channel 1 (only in IOM-2 TE mode) or S/Q channel has
been recognized. The actual value can be read from CIR0, CIR1 or SQRR.
Synchronous Transfer Interrupt
When programmed (STCR register), this interrupt is generated to enable the
processor to lock on to the IOM timing, for synchronous transfers.
Extended Interrupt
This bit indicates that one of six non-critical interrupts has been generated. The exact
interrupt cause can be read from EXIR.
A read of the ISTA register clears all bits except EXI and CISQ. EXI is cleared by
reading the EXIR register, CISQ is cleared by reading CIRR/CIR0.
7
Each interrupt source in the ISTA register can be selectively masked by setting to "1"
the corresponding bit in MASK. Masked interrupt status bits are not indicated when
ISTA is read. Instead, they remain internally stored and pending, until the mask bit is
reset to zero.
In the event of an extended interrupt and of a C/I or S/Q channel change, EXI and
CISQ are set in ISTA even if the corresponding mask bits in MASK are active, but no
interrupt (INT pin) is generated.
Mask Register
Status Register
RME
not yet complete
transparent frame has been transmitted
been transmitted and a positive acknowledgement from the remote station has
been received, (auto-mode).
RPF
H
RSC
XPR
201
TIN
MASK
STAR
CISQ
Write
Read
SIN
Register Description
EXI
Address 20
Address 21
0
H
H

Related parts for PEB2085