NHPXA270CXXX INTEL [Intel Corporation], NHPXA270CXXX Datasheet - Page 70
NHPXA270CXXX
Manufacturer Part Number
NHPXA270CXXX
Description
Electrical, Mechanical, and Thermal Specification
Manufacturer
INTEL [Intel Corporation]
Datasheet
1.NHPXA270CXXX.pdf
(126 pages)
- Current page: 70 of 126
- Download datasheet (2Mb)
Intel® PXA270 Processor
AC Timing Specifications
6.2.5
6-6
Table 6-5. GPIO Reset Timing Specifications
Note: When bit SL_ROD is set in the Power Manager Sleep Configuration register, nRESET_OUT, is
Sleep Mode Timing
Sleep mode is internally asserted, and it asserts the nRESET_OUT and PWR_EN signals.
Figure 6-5
not asserted during GPIO reset. See the “Clocks and Power Manager” chapter in the Intel®
PXA27x Processor Family Developer’s Manual for register details.
Symbol
tA_GPIO<1>
tDHW_OUT_A
tDHW_OUT
tDHW_OUT_F
tCS0
NOTES:
1. GPIO<1> is not recognized as a reset source again until configured to do so in software. Software must
2. Time is 512*N processor clock cycles plus up to 4 cycles of the 13.000-MHz input clock.
3. Time during the frequency-change sequence depends on the state of the PLL lock detector at the assertion
4. In standby, sleep, and deep-sleep modes, this time is in addition to the wake-up time from the low-power
5. The tCS0 specification is also applicable to Power-On reset, Hardware reset, Watchdog reset and Deep-
check the state of GPIO<1> before configuring as a reset to ensure that no spurious reset is generated. For
details, see the “Clocks and Power Manager” chapter in the Intel® PXA27x Processor Family Developer’s
Manual.
of GPIO reset. The lock detector has a maximum time of 350 µs plus synchronization.
mode.
Sleep/Sleep mode exit.
5
and
Table 6-6
Description
Minimum assert time of GPIO<1>
13.000-MHz input clock cycles
Delay between GPIO<1> asserted and
nRESET_OUT asserted in 13.000-MHz
input clock cycles
Delay between nRESET_OUT asserted
and nRESET_OUT de-asserted, run or
turbo mode
Delay between nRESET_OUT asserted
and nRESET_OUT de-asserted, during
frequency change sequence
Delay between nRESET_OUT de-
assertion and nCS0 assertion
show the required timing parameters for sleep mode.
2
3
Electrical, Mechanical, and Thermal Specification
1
in
1000
Min
230
4
6
5
4
4
Typical
—
—
—
—
—
Max
380
—
—
—
8
cycles
cycles
Units
nsec
µs
ns
Related parts for NHPXA270CXXX
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Microprocessor: Intel Celeron M Processor 320 and Ultra Low Voltage Intel Celeron M Processor at 600MHz
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 82550 Fast Ethernet Multifunction PCI/CardBus Controller
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 64 Mbit. Access speed 150 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 100 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
DA28F640J5A-1505 Volt Intel StrataFlash Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 6300ESB I/O Controller Hub
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801DB I/O Controller Hub (ICH4), Pb-Free SLI
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801FB I/O Controller Hub (ICH6)
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel Strataflash Memory28F128J3 28F640J3 28F320J3
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Controllers, Intel 430TX PCIset: 82439TX System Controller (MTXC)
Manufacturer:
Intel Corporation