SAA7108AE PHILIPS [NXP Semiconductors], SAA7108AE Datasheet - Page 119

no-image

SAA7108AE

Manufacturer Part Number
SAA7108AE
Description
HD-CODEC
Manufacturer
PHILIPS [NXP Semiconductors]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SAA7108AE
Quantity:
1 200
Part Number:
SAA7108AE/G
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
SAA7108AE/V1
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
SAA7108AE/V1/G
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Philips Semiconductors
Table 72 Subaddress 54H
Table 73 Subaddresses 55H to 59H
2004 Jun 29
DEMOFF
CSYNC
Y2C
UV2C
VPSEN
GPVAL
GPEN
EDGE
SLOT
VPS5
VPS11
VPS12
VPS13
VPS14
DATA BYTE
DATA BYTE
DATA BYTE
HD-CODEC
fifth byte of video programming system data
eleventh byte of video programming system data
twelfth byte of video programming system data
thirteenth byte of video programming system data
fourteenth byte of video programming system data
LEVEL
LEVEL
LOGIC
LOGIC
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Y-C
Y-C
pin HSM_CSYNC provides a horizontal sync for non-interlaced VGA components
output (at PIXCLK)
pin HSM_CSYNC provides a composite sync for interlaced components output (at
XTAL clock)
input luminance data is twos complement from PD input port
input luminance data is straight binary from PD input port; default after reset
input colour difference data is twos complement from PD input port
input colour difference data is straight binary from PD input port; default after reset
video programming system data insertion is disabled; default after reset
video programming system data insertion in line 16 is enabled
pin VSM provides a LOW level if GPEN = 1
pin VSM provides a HIGH level if GPEN = 1
pin VSM provides a vertical sync for a monitor; default after reset
pin VSM provides a constant signal according to GPVAL
input data is sampled with inverse clock edges
input data is sampled with the clock edges specified in Tables 9 to 14; default after
reset
normal assignment of the input data to the clock edge; default after reset
correct time misalignment due to inverted assignment of input data to the clock edge
B
B
DESCRIPTION
-C
-C
R
R
to RGB dematrix is active; default after reset
to RGB dematrix is bypassed
119
DESCRIPTION
DESCRIPTION
in line 16; LSB first; all other bytes are not
relevant for VPS
SAA7108AE; SAA7109AE
REMARKS
Product specification

Related parts for SAA7108AE