DSP56303 FREESCALE [Freescale Semiconductor, Inc], DSP56303 Datasheet - Page 60
![no-image](/images/no-image-200.jpg)
DSP56303
Manufacturer Part Number
DSP56303
Description
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet
1.DSP56303.pdf
(292 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DSP56303AG100
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
DSP56303AG100B1
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
DSP56303AG100R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56303GC100
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
DSP56303PV100
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Company:
Part Number:
DSP56303PV100B
Manufacturer:
MOT
Quantity:
5 510
Company:
Part Number:
DSP56303PV100B
Manufacturer:
MAXIM
Quantity:
5 510
Company:
Part Number:
DSP56303VF100
Manufacturer:
MNDSPEED
Quantity:
2
Company:
Part Number:
DSP56303VF100
Manufacturer:
MOTOLOLA
Quantity:
513
Company:
Part Number:
DSP56303VF100
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56303VF100
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
DSP56303VL100
Manufacturer:
FUJI
Quantity:
1 000
Core Configuration
4-2
Mode
0
1
2
3
4
MODD
0
0
0
0
0
MODC
0
0
0
0
1
MODB
0
0
1
1
0
Table 4-1. DSP56303 Operating Modes
MODA
0
1
0
1
0
DSP56303 User’s Manual, Rev. 2
$C00000
$FF0000
$FF0000
$FF0000
$FF0000
Vector
Reset
Expanded mode
Bypasses the bootstrap ROM, and the DSP56303 starts fetching
instructions beginning at address $C00000. Memory accesses
are performed using SRAM memory access type with 31 wait
states and no address attributes selected (default). Address
$C00000 is reflected as address $00000 on Port A signals
A[0–17].
Bootstrap from byte-wide memory
The bootstrap program loads a program RAM segment from
consecutive byte-wide P memory locations, starting at
P:$D00000 (bits 7–0). The memory is selected by the Address
Attribute AA1 and is accessed with 31 wait states. The EPROM
bootstrap code reads 3 bytes specifying the number of program
words, 3 bytes specifying the address to start loading the
program words, and then 3 bytes for each program word to be
loaded. The number of words, the starting address and the
program words are read LSB first followed by the mid and then
the MSB. The program words are condensed into 24-bit words
and stored in contiguous PRAM memory locations from the
specified starting address. Program execution starts from the
same address where loading started.
Bootstrap through SCI
The DSP is configured to load the program RAM from the SCI
interface. The number of program words to be loaded and the
starting address must be specified. The SCI bootstrap code
expects to receive 3 bytes specifying the number of program
words, 3 bytes specifying the address to start loading the
program words and then 3 bytes for each program word to be
loaded. The number of words, the starting address and the
program words are received least significant byte first followed
by the mid and then by the most significant byte. After receiving
the program words, program execution starts in the same
address where loading started. The SCI is programmed to work
in asynchronous mode with 8 data bits, 1 stop bit and no parity.
The clock source is external and the clock frequency must be
16x the baud rate. After each byte is received, it is echoed back
through the SCI transmitter.
Reserved
HI08 bootstrap in ISA/DSP563xx mode
The HI08 is configured to load the program RAM from the Host
Interface programmed to operate in the ISA mode. The HOST
ISA bootstrap code expects to read a 24-bit word specifying the
number of program words, a 24-bit word specifying the address
to start loading the program words and then a 24-bit word for
each program word to be loaded. The program words are stored
in contiguous P RAM memory locations starting at the specified
starting address. After reading the program words, program
execution starts from the same address where loading started.
The Host Interface bootstrap load program may be stopped by
setting the Host Flag 0 (HF0). This starts execution of the loaded
program from the specified starting address.
Description
Freescale Semiconductor