DSP56303 FREESCALE [Freescale Semiconductor, Inc], DSP56303 Datasheet - Page 271
![no-image](/images/no-image-200.jpg)
DSP56303
Manufacturer Part Number
DSP56303
Description
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet
1.DSP56303.pdf
(292 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DSP56303AG100
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
DSP56303AG100B1
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
DSP56303AG100R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56303GC100
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
DSP56303PV100
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Company:
Part Number:
DSP56303PV100B
Manufacturer:
MOT
Quantity:
5 510
Company:
Part Number:
DSP56303PV100B
Manufacturer:
MAXIM
Quantity:
5 510
Company:
Part Number:
DSP56303VF100
Manufacturer:
MNDSPEED
Quantity:
2
Company:
Part Number:
DSP56303VF100
Manufacturer:
MOTOLOLA
Quantity:
513
Company:
Part Number:
DSP56303VF100
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56303VF100
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
DSP56303VL100
Manufacturer:
FUJI
Quantity:
1 000
Freescale Semiconductor
Transmitter Clock Mode/Source
0 = Internal clock for Transmitter
1 = External clock from SCLK
TCM
0
0
1
1
Application:
SCI
RCM
0
1
0
1
TX Clock
External
External
Internal
Internal
Figure B-18. SCI Clock Control Registers (SCCR)
RX Clock
External
External
Internal
Internal
SCI Clock Control Register (SCCR)
Reset = $000000
23
*
0
SCLK Pin
TCM RCM
15 14 13 12 11 10
Output
Input
Input
Input
Receiver Clock Mode/Source
0 = Internal clock for Receiver
1 = External clock from SCLK
DSP56303 User’s Manual, Rev. 2
SCI Clock Prescaler
SCP
0 = ÷1 1 = ÷ 8
Synchronous/Asynchronous
Synchronous/Asynchronous
COD CD11 CD10 CD9
Asynchronous only
Asynchronous only
Clock Out Divider
0 = Divide clock by 16 before feed to SCLK
1 = Feed clock to directly to SCLK
Mode
9
CD8
8
CD7
Address X:$FFFF9B Read/Write
7
CD11–CD0
$FFE
$FFF
$000
$001
$002
•
•
•
CD6
6
Clock Divider Bits (CD11–CD0)
*
= Reserved, Program as 0
Date:
Programmer:
CD5
5
CD4
4
CD3
3
I
I
I
cyc
cyc
cyc
I
I
I
cyc
cyc
cyc
/4095
/4096
Programming Sheets
Rate
•
•
•
/1
/2
/3
CD2
2
Sheet 2 of 2
CD1
1
CD0
0
B-27