DSP56303 FREESCALE [Freescale Semiconductor, Inc], DSP56303 Datasheet - Page 138
![no-image](/images/no-image-200.jpg)
DSP56303
Manufacturer Part Number
DSP56303
Description
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet
1.DSP56303.pdf
(292 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DSP56303AG100
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
DSP56303AG100B1
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
DSP56303AG100R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56303GC100
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
DSP56303PV100
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Company:
Part Number:
DSP56303PV100B
Manufacturer:
MOT
Quantity:
5 510
Company:
Part Number:
DSP56303PV100B
Manufacturer:
MAXIM
Quantity:
5 510
Company:
Part Number:
DSP56303VF100
Manufacturer:
MNDSPEED
Quantity:
2
Company:
Part Number:
DSP56303VF100
Manufacturer:
MOTOLOLA
Quantity:
513
Company:
Part Number:
DSP56303VF100
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56303VF100
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
DSP56303VL100
Manufacturer:
FUJI
Quantity:
1 000
Enhanced Synchronous Serial Interface (ESSI)
7.3 Operation
This section discusses ESSI basics: reset state, initialization, and exceptions.
7.3.1 ESSI After Reset
A hardware
direction control register, thus configuring all the ESSI signals as GPIO. The ESSI is in the reset
state while all ESSI signals are programmed as GPIO; it is active only if at least one of the ESSI
I/O signals is programmed as an ESSI signal.
7.3.2 Initialization
To initialize the ESSI, do the following:
When the PC[5–0] bits in the GPIO Port Control Register (PCR) are cleared during program
execution, the ESSI stops serial activity and enters the individual reset state. All status bits of the
interface are set to their reset state. The contents of CRA and CRB are not affected. The ESSI
individual reset allows a program to reset each interface separately from the other internal
peripherals. During ESSI individual reset, internal DMA accesses to the data registers of the
ESSI are not valid, and data read there are undefined. To ensure proper operation of the ESSI, use
an ESSI individual reset when you change the ESSI control registers (except for bits TEIE, REIE,
TLIE, RLIE, TIE, RIE, TE2, TE1, TE0, and RE).
Here is an example of how to initialize the ESSI.
7-6
1.
2.
3.
4.
5.
1.
2.
3.
4.
5.
Send a reset: hardware
or stop instruction reset.
Program the ESSI control and time slot registers.
Write data to all the enabled transmitters.
Configure at least one signal as ESSI signal.
If an external frame sync is used, from the moment the ESSI is activated, at least five (5)
serial clocks are needed before the first external frame sync is supplied. Otherwise,
improper operation may result.
Put the ESSI in its individual reset state by clearing the PCR bits.
Configure the control registers (CRA, CRB) to set the operating mode. Disable the
transmitters and receiver by clearing the TE[2–0] and RE bits. Set the interrupt enable
bits for the operating mode chosen.
Enable the ESSI by setting the PCR bits to activate the input/output signals to be used.
Write initial data to the transmitters that are in use during operation. This step is needed
even if DMA services the transmitters.
Enable the transmitters and receiver to be used.
RESET
signal or software reset instruction clears the port control register and the port
RESET
DSP56303 User’s Manual, Rev. 2
signal, software reset instruction, ESSI individual reset,
Freescale Semiconductor