DAC1008D750HN NXP [NXP Semiconductors], DAC1008D750HN Datasheet - Page 16

• Manufacturer Part Number: DAC1008D750HN
• Manufacturer: NXP [NXP Semiconductors]

NXP Semiconductors
DAC1008D750
Product data sheet
10.2.5.1 Single device operation
10.2.5.2 Multi-device operation
10.2.4 Descrambler
10.2.5 Inter-lane alignment
The descrambler is a 16-bit parallel self-synchronous descrambler based on the
polynomial 1 + x
This feature removes strict PCB design skew compensation between the lanes.
This module handles the alignment of the four data streams. Because of inter-lane skew
and each PLL per lane concept, these alignment characters may be received at different
times by the receivers. After the synchronization period, the lock signal will be HIGH. This
enables the receipt of K28.3 /A/ characters.
The ILA_CNTRL register’s SEL_ILA[1:0] bits select which K28.3 /A/ symbol triggers the
initial lane alignment:“00” = 1st /A/ symbol, “01” = 2nd /A/ symbol, “10” = 3rd /A/ symbol,
“11” = 4th /A/ symbol;
selected /A/, they start propagating the received data to the frame assembly module at the
same point in time.
This module can compensate for up to ±7 frame clock period misalignments between the
lanes.
When initial lane alignment is not supported, the manual alignment mode can be used.
After the initial ILA sequence, the lane alignment monitoring starts. If the received user
data contains K28.3 /A/ symbol:
DAC1008D750 implements a multi-device inter-lane alignment that guarantees a skew of
less than one output period between them.
Two modes are available: master/slave and all slave. Both make use of the MDS_P and
MDS_N pins.
•
•
•
its position is compared to the value of the alignment monitor counter
if two successive K28.3 /A/ symbols have been received at a wrong position, a
realignment takes place
if the buffers are empty or overflow, this is indicated by the registers
ILA_BUF_ERR_LN0 to ILA_BUF_ERR_LN3
All information provided in this document is subject to legal disclaimers.
14
+ x
15
Table 86 on page
Rev. 2 — 5 January 2011
. This processing can be turned off.
62. When all receivers have received their first
2×, 4× or 8× interpolating DAC with JESD204A
DAC1008D750
© NXP B.V. 2011. All rights reserved.
16 of 99