ICS87951-147I IDT [Integrated Device Technology], ICS87951-147I Datasheet - Page 10

no-image

ICS87951-147I

Manufacturer Part Number
ICS87951-147I
Description
LOW SKEW, 1-TO-9 DIFFERENTIAL-TOLVCMOS ZERO DELAY BUFFER
Manufacturer
IDT [Integrated Device Technology]
Datasheet
R
I
CLK I
For applications not requiring the use of a clock input, it can be
left floating. Though not required, but for additional protection, a
1kΩ resistor can be tied from the CLK input to ground.
CLK/nCLK I
For applications not requiring the use of the differential input,
both CLK and nCLK can be left floating. Though not required, but
for additional protection, a 1kΩ resistor can be tied from CLK to
ground.
LVCMOS C
All control pins have internal pull-ups or pull-downs; additional
resistance is not required but can be added for additional
protection. A 1kΩ resistor can be used.
D
The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL
and other differential signals. Both V
V
examples for the HiPerClockS CLK/nCLK input driven by the most
common driver types. The input interfaces suggested here are
IDT
NPUTS
PP
F
F
ECOMMENDATIONS FOR
IFFERENTIAL
ICS87951I-147
LOW SKEW, 1-TO-9, DIFFERENTIAL-TO-LVCMOS ZERO DELAY BUFFER
IGURE
IGURE
and V
/ ICS
NPUT
:
3.3V
CMR
3C. H
3A. H
:
1.8V
DIFFERENTIAL-TO-LVCMOS ZERO DELAY BUFFER
ONTROL
input requirements. Figures 3A to 3D show interface
LVPECL
NPUT
LVHSTL
ICS
HiPerClockS
LVHSTL Driver
3.3V LVPECL D
ICS H
C
I
:
I
P
P
LOCK
ER
P
ER
Zo = 50 Ohm
Zo = 50 Ohm
INS
C
Zo = 50 Ohm
Zo = 50 Ohm
C
I
P
LOCK
:
LOCK
ER
I
NPUT
C
U
S CLK/nCLK I
S CLK/nCLK I
LOCK
NUSED
I
RIVER
NTERFACE
R1
50
S LVHSTL D
3.3V
R3
125
R1
84
SWING
I
R2
50
R4
125
NPUT AND
R2
84
and V
CLK
nCLK
NPUT
NPUT
CLK
nCLK
3.3V
3.3V
OH
RIVER
HiPerClockS
Input
HiPerClockS
Input
must meet the
D
D
O
RIVEN BY
RIVEN BY
UTPUT
P
INS
10
O
LVCMOS O
All unused LVCMOS output can be left floating. There should be
no trace attached.
examples only. Please consult with the vendor of the driver
component to confirm the driver termination requirements. For
example in Figure 3A, the input termination applies for ICS
HiPerClockS LVHSTL drivers. If you are using an LVHSTL driver
from another vendor, use their termination recommendation.
F
F
UTPUTS
IGURE
3.3V
IGURE
3.3V
LVPECL
3D. H
3B. H
LVDS_Driv er
:
UTPUT
3.3V LVDS D
Zo = 50 Ohm
Zo = 50 Ohm
3.3V LVPECL D
:
I
I
P
P
ER
ER
C
C
LOCK
LOCK
Zo = 50 Ohm
Zo = 50 Ohm
S CLK/nCLK I
R1
50
S CLK/nCLK I
R3
50
RIVER
ICS87951I-147 REV A JUNE 21, 2006
RIVER
R2
50
CLK
nCLK
R1
100
3.3V
HiPerClockS
Input
NPUT
NPUT
CLK
nCLK
D
D
3.3V
RIVEN BY
RIVEN BY
Receiv er

Related parts for ICS87951-147I