ICS87951-147I IDT [Integrated Device Technology], ICS87951-147I Datasheet

no-image

ICS87951-147I

Manufacturer Part Number
ICS87951-147I
Description
LOW SKEW, 1-TO-9 DIFFERENTIAL-TOLVCMOS ZERO DELAY BUFFER
Manufacturer
IDT [Integrated Device Technology]
Datasheet
LOW SKEW, 1-TO-9 DIFFERENTIAL-TO-
LVCMOS ZERO DELAY BUFFER
G
IDT
puts. The single ended clock input accepts LVCMOS or LVTTL
input levels. The CLK1, nCLK1 pair can accept most standard
differential input levels. With output frequencies up to 180MHz,
the ICS87951I-147 is targeted for high performance clock
applications. Along with a fully integrated PLL, the ICS87951I-
147 contains frequency configurable outputs and an external
feedback input for regenerating clocks with “zero delay”.
P
HiPerClockS™
IC S
ENERAL
IN
/ ICS
DIV_SELA
DIV_SELB
DIV_SELC
DIV_SELD
A
EXT_FB
SSIGNMENT
CLK1
GND
V
DIFFERENTIAL-TO-LVCMOS ZERO DELAY BUFFER
DDA
7mm x 7mm x 1.4mm package body
The ICS87951I-147 is a low voltage, low skew 1-
to-9 Differential-to-LVCMOS/LVTTL Zero Delay
Buffer and a member of the HiPerClockS™ family
of High Performance Clock Solutions from ICS.
The ICS87951I-147 has two selectable clock in-
D
1
2
3
4
5
6
7
8
ESCRIPTION
32 31 30 29 28 27 26 25
9 10 11 12 13 14 15 16
ICS87951I-147
32-Lead LQFP
Y package
Top View
24
23
22
21
20
19
18
17
QC0
V
QC1
GND
QD0
V
QD1
GND
DDO
DDO
1
• Fully integrated PLL
• Nine single ended 3.3V or 2.5V LVCMOS/LVTTL outputs
• Selectable single ended CLK0 or
• The single ended CLK0 input can accept the following
• CLK1, nCLK1 supports the following input types:
• Output frequency range: 31.25MHz to 200MHz
• VCO range: 250MHz to 500MHz
• External feedback for ”zero delay” clock regeneration
• Cycle-to-cycle jitter, RMS: 7ps (maximum)
• Output skew: 270ps (maximum)
• Full 3.3V operating supply at -40°C to 85°C ambient
• Full 2.5V operating supply at 0°C to 85°C ambient
• Available in both standard and lead-free RoHS compliant
F
differential CLK1, nCLK1 inputs
input levels: LVCMOS or LVTTL input levels
LVDS, LVPECL, LVHSTL, SSTL, HCSL
operating temperature
operating temperature
packages
EATURES
ICS87951I-147 REV A JUNE 21, 2006
ICS87951I-147

Related parts for ICS87951-147I

ICS87951-147I Summary of contents

Page 1

... LOW SKEW, 1-TO-9 DIFFERENTIAL-TO- LVCMOS ZERO DELAY BUFFER G D ENERAL ESCRIPTION The ICS87951I-147 is a low voltage, low skew to-9 Differential-to-LVCMOS/LVTTL Zero Delay HiPerClockS™ Buffer and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The ICS87951I-147 has two selectable clock in- puts ...

Page 2

... DIV_SELC Internal Pulldown MR/nOE POWER-ON RESET Internal Pulldown DIV_SELD IDT ™ / ICS ™ DIFFERENTIAL-TO-LVCMOS ZERO DELAY BUFFER 1 0 PHASE VCO DETECTOR 250-500MHz LPF 2 ÷ ÷ ÷ QC0 0 QC1 1 QD0 QD1 0 QD2 1 QD3 QD4 ICS87951I-147 REV A JUNE 21, 2006 ...

Page 3

... ICS87951I-147 REV A JUNE 21, 2006 . kΩ kΩ ...

Page 4

... ICS87951I-147 REV A JUNE 21, 2006 ...

Page 5

... ICS87951I-147 REV A JUNE 21, 2006 µ ...

Page 6

... ICS87951I-147 REV A JUNE 21, 2006 µ ...

Page 7

... ICS87951I-147 REV A JUNE 21, 2006 ...

Page 8

... KEW 80% 80% 20 ISE ALL IME ➤ ➤ t (Ø) t jit(Ø (Ø) — t (Ø) = Phase Jitter mean t (Ø) = Static Phase Offset mean mean ITTER AND TATIC HASE FFSET ICS87951I-147 REV A JUNE 21, 2006 SCOPE 20 the average ...

Page 9

... UPPLY ILTERING ECHNIQUES As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS87951I-147 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin ...

Page 10

... Ohm nCLK HiPerClockS LVPECL Input 3B CLK/nCLK LOCK NPUT 3.3V LVPECL D RIVER Ohm LVDS_Driv er R1 100 Ohm 3D CLK/nCLK LOCK NPUT 3.3V LVDS D RIVER ICS87951I-147 REV A JUNE 21, 2006 D RIVEN BY 3.3V CLK nCLK Receiv er D RIVEN BY ...

Page 11

... Multi-Layer PCB, JEDEC Standard Test Boards NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs RANSISTOR OUNT The transistor count for ICS87951I-147 is: 2674 Pin compatible with the MPC951 IDT ™ / ICS ™ DIFFERENTIAL-TO-LVCMOS ZERO DELAY BUFFER ...

Page 12

... ° ICS87951I-147 REV A JUNE 21, 2006 ...

Page 13

... ICS87951I-147 REV A JUNE 21, 2006 ° ° ° ° ...

Page 14

... ICS87951I-147 REV A JUNE 21, 2006 ...

Page 15

... ICS87951I-147 LOW SKEW, 1-TO-9, DIFFERENTIAL-TO-LVCMOS ZERO DELAY BUFFER Innovate with IDT and accelerate your future networks. Contact: www.IDT.com For Sales 800-345-7015 408-284-8200 Fax: 408-284-2775 Corporate Headquarters Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.) © ...

Related keywords