S29PL-N_07 SPANSION [SPANSION], S29PL-N_07 Datasheet - Page 35

• Manufacturer Part Number: S29PL-N_07
• Description: 256/128/128 Mb (16/8/8 M x 16-Bit) CMOS, 3.0 Volt-only Simultaneous Read/Write, Page-Mode Flash Memory
• Manufacturer: SPANSION [SPANSION]

June 6, 2007 S29PL-N_00_A5
7.4.7
7.4.8
Accelerated Program
Unlock Bypass
Accelerated single word programming, write buffer programming, sector erase, and chip erase operations are
enabled through the ACC function. This method is faster than the standard chip program and erase command
sequences.
The accelerated chip program and erase functions must not be used more than 10 times per sector.
In addition, accelerated chip program and erase should be performed at room temperature (25
This function is primarily intended to allow faster manufacturing throughput at the factory. If the system
asserts V
the higher voltage on the input to reduce the time required for program and erase operations. The system can
then use the Write Buffer Load command sequence provided by the Unlock Bypass mode. Note that if a
Write-to-Buffer-Abort Reset is required while in Unlock Bypass mode, the full 3-cycle RESET command
sequence must be used to reset the device. Removing V
embedded program or erase operation, returns the device to normal operation.
The device features an Unlock Bypass mode to facilitate faster word programming. Once the device enters
the Unlock Bypass mode, only two write cycles are required to program data, instead of the normal four
cycles.
This mode dispenses with the initial two unlock cycles required in the standard program command sequence,
resulting in faster total programming time.
requirements for the unlock bypass command sequences.
During the unlock bypass mode, only the Read, Unlock Bypass Program and Unlock Bypass Reset
commands are valid. To exit the unlock bypass mode, the system must issue the two-cycle unlock bypass
reset command sequence. The first cycle must contain the bank address and the data 90h. The second cycle
need only contain the data 00h. The bank then returns to the read mode.
Sectors must be unlocked prior to raising WP#/ACC to V
The WP#/ACC must not be at V
chip erase, or device damage can result.
Set the ACC pin at V
HH
D a t a
on this input, the device automatically enters the aforementioned Unlock Bypass mode and uses
S h e e t
CC
when accelerated programming not in use.
S29PL-N MirrorBit
( P r e l i m i n a r y )
HH
for operations other than accelerated programming and accelerated
Table 12.1, Memory Array Commands on page 66
™
Flash Family
HH
HH
from the ACC input, upon completion of the
.
shows the
°
C
±
10
°
C).
35