S29PL-N_07 SPANSION [SPANSION], S29PL-N_07 Datasheet - Page 3

• Manufacturer Part Number: S29PL-N_07
• Description: 256/128/128 Mb (16/8/8 M x 16-Bit) CMOS, 3.0 Volt-only Simultaneous Read/Write, Page-Mode Flash Memory
• Manufacturer: SPANSION [SPANSION]

General Description
Distinctive Characteristics
This document states the current technical specifications regarding the Spansion product(s) described herein. The Preliminary status of this document indicates that product qual-
ification has been completed, and that initial production has begun. Due to the phases of the manufacturing process that require maintaining efficiency and quality, this document
may be revised by subsequent versions or modifications due to changes in technical specifications.
The Spansion Family Name is the latest generation 3.0-Volt page mode read family fabricated using the 110 nm Mirrorbit
Flash process technology. These 8-word page-mode Flash devices are capable of performing simultaneous read and write
operations with zero latency on two separate banks. These devices offer fast page access times of 25 to 30 ns, with
corresponding random access times of 65 ns, 70 ns, and 80 ns respectively, allowing high speed microprocessors to operate
without wait states. The S29PL129N device offers the additional feature of dual chip enable inputs (CE1# and CE2#) that allow
each half of the memory space to be controlled separately.
Architectural Advantages
S29PL-N MirrorBit
29PL256N, S29PL127N, S29PL129N,
256/128/128 Mb (16/8/8 M x 16-Bit) CMOS, 3.0 Volt-only
Simultaneous Read/Write, Page-Mode Flash Memory
Data Sheet (Preliminary)
32-Word Write Buffer
Dual Chip Enable Inputs (only for S29PL129N)
– Two CE# inputs control selection of each half of the memory space
Single Power Supply Operation
– Full Voltage range of 2.7 – 3.6 V read, erase, and program
– Voltage range of 2.7 – 3.1 V valid for PL-N MCP products
Simultaneous Read/Write Operation
– Data can be continuously read from one bank while executing
– Zero latency switching from write to read operations
4-Bank Sector Architecture with Top and Bottom Boot Blocks
256-Word Secured Silicon Sector Region
– Up to 128 factory-locked words
– Up to 128 customer-lockable words
Manufactured on 0.11 µm Process Technology
Data Retention of 20 years Typical
Cycling Endurance of 100,000 Cycles per Sector Typical
operations for battery-powered applications
erase/program functions in another bank
Publication Number S29PL-N_00
™
Flash Family
Revision A
Hardware Features
Security Features
Amendment 5
WP#/ACC (Write Protect/Acceleration) Input
– At V
– At V
– At V
Dual Boot and No Boot Options
Low V
Persistent Sector Protection
– A command sector protection method to lock combinations of
– Sectors can be locked and unlocked in-system at V
Password Sector Protection
– A sophisticated sector protection method locks combinations of
sectors.
individual sectors to prevent program or erase operations within that
sector
individual sectors to prevent program or erase operations within that
sector using a user defined 64-bit password
IL
IH
HH
CC
, hardware level protection for the first and last two 32 Kword
, allows the use of DYB/PPB sector protection
, provides accelerated programming in a factory setting
Write Inhibit
Issue Date June 6, 2007
CC
level
TM