IDT71321 Integrated Device Technology, IDT71321 Datasheet - Page 8
IDT71321
Manufacturer Part Number
IDT71321
Description
HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM WITH INTERRUPTS
Manufacturer
Integrated Device Technology
Datasheet
1.IDT71321.pdf
(13 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDT71321
Manufacturer:
IDT
Quantity:
5 510
Part Number:
IDT71321
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT71321-LA55J
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT71321-SA55J
Manufacturer:
IDT
Quantity:
20 000
Company:
Part Number:
IDT71321-SA55JI
Manufacturer:
IDT
Quantity:
138
Company:
Part Number:
IDT71321L55JI
Manufacturer:
IDT
Quantity:
12 388
Company:
Part Number:
IDT71321LA-55JI
Manufacturer:
IDT
Quantity:
87
AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE
IDT71321SA/LA AND IDT71421SA/LA
HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM WITH INTERRUPTS
NOTES:
1. Port-to-port delay through RAM cells from the writing port to the reading port, refer to “Timing Waveform of Write with Port-to-Port Read and
2. To ensure that the earlier of the two ports wins.
3. t
4. To ensure that a write cycle is inhibited on port 'B' during contention on port 'A'.
5. To ensure that a write cycle is completed on port 'B' after contention on port 'A'.
6. “X” in part numbers indicates power rating (S or L).
DATA
Symbol
NOTES:
1. To ensure that the earlier of the two ports wins. t
2.
3.
4. All timing is the same for the left and right ports. Port 'A' may be either the left or right port. Port 'B' is opposite from port 'A'.
t
t
t
t
t
t
t
t
t
Busy Timing (For Slave IDT71421
t
t
t
t
DATA
Busy Timing (For Master lDT71321 Only)
BAA
BDA
BAC
BDC
WH
WDD
DDD
APS
BDD
WB
WH
WDD
DDD
BDD
CE
OE
TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND
ADDR
BUSY
ADDR
R/
L
OUT’B’
is a calculated parameter and is the greater of 0, t
= V
=
W
IN’A’
CE
IL
’A’
’B’
’B’
Write to
BUSY
BUSY
BUSY
Write Hold After
Write Pulse to Data Delay
Arbitration Priority Set-up Time
Write Hold After
Write Pulse to Data Delay
BUSY
BUSY
’A’
Write Data Valid to Read Data Delay
Write Data Valid to Read Data Delay
for the reading port.
R
= V
IL.
Access Time from Address
Disable Time from Address
Access Time from Chip Enable
Disable Time from Chip Enable
Disable to Valid Data
BUSY
Input
Parameter
BUSY
BUSY
(4)
t
APS
(5)
(5)
(1)
(1)
(1)
(3)
Only)e
(2)
APS
(1)
(1)
is ignored for Slave (IDT71421).
WDD
– t
WP
MATCH
(actual), or t
t
Min. Max.
WC
71321X20
12
12
—
—
—
—
—
—
—
—
—
5
5
0
6.03
20
20
20
20
50
35
25
40
30
—
—
—
—
—
DDD
t
WP
Min. Max. Min. Max.
71321X25
71421X25
– t
15
15
—
—
—
—
—
—
—
—
—
5
5
0
DW
(actual).
MATCH
20
20
20
20
50
35
35
50
35
—
—
—
—
—
VALID
t
DW
t
t
71321X35
71421X35
WDD
BDA
(6)8
20
20
—
—
—
—
—
—
—
—
—
5
5
0
M824S258M824S30
t
DDD
20
20
20
20
60
35
35
60
35
—
—
—
—
—
COMMERCIAL TEMPERATURE RANGE
BUSY
BUSY
BUSY
BUSY
BUSY
71321X55 71321X100
71421X55 71421X100
Min. Max. Min. Max.
20
20
—
—
—
—
—
—
—
—
—
t
5
5
0
DH
(2,3,4)
t
30
30
30
30
80
55
50
80
55
BDD
—
—
—
—
—
—
—
—
—
20
—
—
—
20
—
—
5
5
0
7132158M824S4
120
100
120
100
50
50
50
50
65
—
—
—
—
VALID
2691 drw 10
2689 tbl 11
BUSY
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
8
."