IDT71321 Integrated Device Technology, IDT71321 Datasheet - Page 11
IDT71321
Manufacturer Part Number
IDT71321
Description
HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM WITH INTERRUPTS
Manufacturer
Integrated Device Technology
Datasheet
1.IDT71321.pdf
(13 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDT71321
Manufacturer:
IDT
Quantity:
5 510
Part Number:
IDT71321
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT71321-LA55J
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT71321-SA55J
Manufacturer:
IDT
Quantity:
20 000
Company:
Part Number:
IDT71321-SA55JI
Manufacturer:
IDT
Quantity:
138
Company:
Part Number:
IDT71321L55JI
Manufacturer:
IDT
Quantity:
12 388
Company:
Part Number:
IDT71321LA-55JI
Manufacturer:
IDT
Quantity:
87
IDT71321SA/LA AND IDT71421SA/LA
HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM WITH INTERRUPTS
TABLE I —
NON-CONTENTION READ/WRITE CONTROL
NOTES:
1. A
2. If
3. If
4. 'H' = V
TABLE III — ADDRESS BUSY ARBITRATION
NOTES:
1. Pins
2. 'L' if the inputs to the opposite port were stable prior to the address and
3. Writes to the left port are internally ignored when
TABLE II — INTERRUPT FLAG
NOTES:
1. Assumes
2. If
3. If
4. 'H' = V
TRUTH TABLES
R/
CE CE CE CE CE
R/
X
X
H
H
L
X
H
X
inputs for IDT71421 (slave).
drain, not push-pull outputs. On slaves the
writes.
enable inputs of this port. 'H' if the inputs to the opposite port became
stable after the address and enable inputs of this port. If tAPS is not met,
either
can not be low simultaneously.
driving Low regardless of actual logic level on the pin. Writes to the right
port are internally ignored when
less of actual logic level on the pin.
L
W W W W W CE CE CE CE CE
0L
BUSY
BUSY
X
X
X
L
BUSY
BUSY
Left or Right Port
W W W W W
L
– A
L
BUSY
IH
IH
H
H
BUSY
L
L
L
10L
CE CE CE CE CE
L
R
, 'L' = V
= V
= V
, 'L' = V
H
X
X
= V
L
= V
BUSY
CE CE CE CE CE
Inputs
R
L
IL
IL
X
X
L
L
and
IL
L
, data is not written.
, data may not be valid, see t
IL
A
OE OE
OE OE
OE
L
H
, then No Change.
X
X
X
, then No Change.
L
0R
NO MATCH
or
IL
IL
A
Left Port
L
A
BUSY
, 'X' = DON’T CARE, 'Z' = High-impedance.
MATCH
MATCH
MATCH
, 'X' = DON’T CARE.
=
0R
BUSY
0L
– A
DATA
BUSY
-A
-A
OE OE
OE OE
DATA
OE
10R
X
X
X
L
D
R
10L
10R
(1)
R
0–7
Z
Z
Z
L
are both outputs for IDT71321 (master). Both are
.
R
= Low will result.
OUT
= V
IN
BUSY
BUSY
BUSY
BUSY
BUSY
BUSY
A
IH
Port Disabled and in Power-
Down Mode, I
CE
Mode, I
Data on Port Written Into Memory
Data in Memory Output on Port
High-impedance Outputs
10L
BUSY
(2)
H
H
H
7FF
7FE
X
R
X
X
L
– A
Outputs
(1)
=
outputs on the IDT71321 are open
R
CE
0L
SB1
outputs are driving Low regard-
WDD
BUSY
BUSY
BUSY
BUSY
BUSY
BUSY
L
BUSY
=
or I
(2)
Function
(1,4)
H
H
H
and t
V
INT
INT
INT
INT
INT
SB2
H
L
X
IH
SB3
R
X
X
(3)
(2)
L
, Power-Down
(1)
input internally inhibits
L
DDD
and
or I
BUSY
Normal
Normal
Normal
Write Inhibit
SB4
timing.
BUSY
R/
Function
L
X
X
X
W W W W W
L
outputs are
R
R
2654 tbl 13
2689 tbl 15
outputs
(3)
CE CE CE CE CE
(4)
(3)
(2)
X
X
L
L
R
6.03
Right Port
OE OE
OE OE
OE
X
X
L
X
R
A
10L
7FF
7FE
X
X
– A
0R
INT
INT
INT
INT
INT
H
L
X
X
(2)
(3)
R
COMMERCIAL TEMPERATURE RANGE
Set Right
Reset Right
Set Left
Reset Left
Function
INT
INT
INT
L
INT
R
Flag
L
Flag
R
Flag
Flag
2654 tbl 14
11