IDT71321 Integrated Device Technology, IDT71321 Datasheet - Page 6

no-image

IDT71321

Manufacturer Part Number
IDT71321
Description
HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM WITH INTERRUPTS
Manufacturer
Integrated Device Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT71321
Manufacturer:
IDT
Quantity:
5 510
Part Number:
IDT71321
Quantity:
5 510
Part Number:
IDT71321
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT71321-LA55J
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT71321-SA55J
Manufacturer:
IDT
Quantity:
1 000
Part Number:
IDT71321-SA55J
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT71321-SA55JI
Manufacturer:
IDT
Quantity:
138
Part Number:
IDT71321-SA55JI
Manufacturer:
IDT
Quantity:
1 000
Part Number:
IDT71321L55JI
Manufacturer:
IDT
Quantity:
12 388
Part Number:
IDT71321LA-55JI
Manufacturer:
IDT
Quantity:
87
Part Number:
IDT71321LA100J
Manufacturer:
IDT
Quantity:
2 882
Part Number:
IDT71321LA100JI
Manufacturer:
IDT
Quantity:
2 882
Part Number:
IDT71321LA100PF
Manufacturer:
IDT
Quantity:
242
AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE
IDT71321SA/LA AND IDT71421SA/LA
HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM WITH INTERRUPTS
NOTES:
1. Transition is measured 500mV from Low or High-impedance voltage with Output Test Load (Figure 2). This parameter is guaranteed by
2. For Master/Slave combination, t
3. If
4. “X” in part numbers indicates power rating (SA or LA).
TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE
NOTES:
1. Timing depends on which signal is asserted last,
2. Timing depends on which signal is deaserted first,
3. R/
4. Start of valid data depends on which timing becomes effective last t
Symbol
Write Cycle
CURRENT
t
t
t
t
t
t
t
t
t
t
t
WC
EW
AW
AS
WP
WR
DW
HZ
DH
WZ
OW
data to be placed on the bus for the required t
write pulse can be as short as the specified t
device characterization but is not production tested.
DATA
OE
W
= V
is low during a R/
OUT
I
I
OE
CE
CC
IH
SS
Write Cycle Time
Chip Enable to End of Write
Address Valid to End of Write
Address Set-up Time
Write Pulse Width
Write Recovery Time
Data Valid to End of Write
Output High-Z Time
Data Hold Time
Write Enabled to Output in High-Z
Output Active From End of Write
and the address is valid prior to or coincidental with
W
Parameter
controlled write cycle, the write pulse width must be the larger of t
(2)
(3)
WC
(1)
= t
BAA
t
PU
+ t
WP
WP
DW
(1)
, since R/
.
(1)
. If
OE
50%
OE
OE
or
or
t
CE
LZ
is High during a R/
W
CE
t
Min.
.
ACE
(1)
= V
71321X20
20
15
15
15
10
.
0
0
0
0
CE
IL
t
must occur after t
LZ
transition Low.
Max.
t
AOE
10
10
AOE
(1)
6.03
, t
(4)
ACE
W
Min. Max.
25
20
20
15
12
71321X25
71421X25
,
0
0
0
0
t
controlled write cycle, this requirement does not apply and the
AA
, and
BAA
10
10
t
BDD
.
.
Min.
WP
71321X35
71421X35
35
30
30
25
15
(3)
0
0
0
0
or (t
(4)
WZ
Max. Min.
15
15
VALID DATA
+ t
DW
COMMERCIAL TEMPERATURE RANGE
) to allow the I/O drivers to turn off
71321X55
71421X55
55
40
40
30
20
0
0
0
0
t
t
PD
HZ
(4)
(2)
Max.
25
30
t
HZ
50%
(2)
71321X100
71421X100
Min. Max.
100
90
90
55
40
0
0
0
0
40
40
2691 drw 07
2692 tbl 10
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
6

Related parts for IDT71321