IDT7132 Integrated Device Technology, IDT7132 Datasheet - Page 8

no-image

IDT7132

Manufacturer Part Number
IDT7132
Description
HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM WITH INTERRUPTS
Manufacturer
Integrated Device Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT7132
Quantity:
5 510
Part Number:
IDT7132
Manufacturer:
OMRON
Quantity:
5 510
Part Number:
IDT7132-SA25J
Manufacturer:
IDT
Quantity:
5 510
Part Number:
IDT7132-SA25J
Manufacturer:
DELTA
Quantity:
5 510
Part Number:
IDT7132-SA45P
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT7132-SA55J
Manufacturer:
IDT
Quantity:
5 510
Part Number:
IDT71321
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT71321-LA55J
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT71321-SA55J
Manufacturer:
IDT
Quantity:
1 000
Part Number:
IDT71321-SA55J
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT71321-SA55JI
Manufacturer:
IDT
Quantity:
1 000
Part Number:
IDT71321LA100J
Manufacturer:
IDT
Quantity:
2 882
Part Number:
IDT71321LA100JI
Manufacturer:
IDT
Quantity:
2 882
Part Number:
IDT71321LA100PF
Manufacturer:
IDT
Quantity:
242
TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND
IDT7132SA/LA AND IDT7142SA/LA
HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM
NOTES:
1. Com'l Only, 0 C to +70 C temperature range. PLCC package only.
2. Port-to-port delay through RAM cells from the writing port to the reading port, refer to “Timing Waveform of Write with Port -to-Port Read and
3. To ensure that the earlier of the two ports wins.
4. t
5. To ensure that a write cycle is inhibited on port 'B' during contention on port 'A'..
6. To ensure that a write cycle is completed on port 'B' after contention on port 'A'.
7. “X” in part numbers indicates power rating (S or L).
8. Not available in DIP package
AC ELECTRICAL CHARACTERISTICS OVER THE
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE
Symbol
NOTES:
1. To ensure that the earlier of the two ports wins. t
2.
3.
4. All timing is the same for the left and right ports. Port 'A' may be either the left or right
DATA
t
t
t
t
t
t
t
t
t
Busy Timing (For Slave IDT7140
t
t
t
t
Busy Timing (For Master lDT7130 Only)
BDD
BAA
BDA
BAC
BDC
WDD
WH
DDD
APS
BDD
WB
WH
WDD
DDD
DATA
CE
OE
port. Port 'B' is opposite from port 'A'.
ADDR
BUSY
ADDR
is a calculated parameter and is the greater of 0, t
L
R/
OUT’B’
= V
=
W
IN’A’
CE
IL
BUSY
Write Hold After
Arbitration Priority Set-up Time
Write to
Write Hold After
BUSY
BUSY
BUSY
Write Pulse to Data Delay
BUSY
Write Pulse to Data Delay
Write Data Valid to Read Data Delay
Write Data Valid to Read Data Delay
’A’
’B’
’B’
’A’
for the reading port.
R
= V
Access Time from Address
IL.
Disable Time from Address
Access Time from Chip Enable
Disable Time from Chip Enable
Disable to Valid Data
BUSY
Input
Parameter
BUSY
BUSY
(5)
t
APS
(6)
(6)
(1)
(2)
(2)
Only)e
(4)
(3)
APS
(2)
(2)
WDD
is ignored for Slave (IDT7142).
– t
WP
MATCH
t
(actual), or t
WC
7132X20
Min. Max.
12
12
5
5
0
6.02
20
20
20
20
50
35
25
40
30
(1)
t
DDD
WP
– t
7132X25
7142X25
Min. Max. Min. Max.
15
15
5
5
0
DW
MATCH
(actual).
t
VALID
MILITARY AND COMMERCIAL TEMPERATURE RANGES
20
20
20
20
50
35
35
50
35
DW
(8)
(8)
t
t
WDD
BDA
7132X35
7142X35
(7)8
20
20
5
5
0
M824S258M824S30
t
DDD
BUSY
BUSY
BUSY
BUSY
BUSY
20
20
20
20
60
35
35
60
35
t
DH
7132X55
7142X55
Min. Max. Min. Max.
20
20
(1,2,3)
5
5
0
t
BDD
30
30
30
30
80
55
50
80
55
7132X100
7142X100
20
20
5
5
0
7132158M824S4
120
100
120
100
VALID
50
50
50
50
65
2692 drw 11
BUSY
2689 tbl 11
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
8
."

Related parts for IDT7132