dm9000a Davicom Semiconductor, Inc., dm9000a Datasheet - Page 26

no-image

dm9000a

Manufacturer Part Number
dm9000a
Description
Ethernet Controller With General Processor Interface
Manufacturer
Davicom Semiconductor, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
dm9000aE
Manufacturer:
DAVICOM
Quantity:
20 000
Part Number:
dm9000aEP
Manufacturer:
DAVICOM
Quantity:
1 000
Part Number:
dm9000aEP
Quantity:
253
Part Number:
dm9000aEP
Manufacturer:
DAVICOM
Quantity:
465
Part Number:
dm9000aEP
Manufacturer:
DAVICOM
Quantity:
20 000
Part Number:
dm9000aEP
Quantity:
240
Part Number:
dm9000aEP
0
Company:
Part Number:
dm9000aEP
Quantity:
11
Company:
Part Number:
dm9000aEP
Quantity:
3 000
Part Number:
dm9000aEP/EP
Manufacturer:
DAVICOM
Quantity:
20 000
6.34 INT Pin Control Register ( 39H )
6.35 System Clock Turn ON Control Register ( 50H )
6.36 Resume System Clock Control Register ( 51H )
6.37 Memory Data Pre-Fetch Read Command without Address Increment Register (F0H)
6.38 Memory Data Read Command without Address Increment Register (F1H)
6.39 Memory Data Read Command with Address Increment Register (F2H)
6.40 Memory Data Read_address Register (F4H~F5H)
6.41 Memory Data Write Command without Address Increment Register (F6H)
Final
Version: DM9000A-17-DS-F01
May 10, 2006
7:2
7:1
Bit
Bit
7:0
7:0
7:0
7:0
7:0
Bit
Bit
Bit
Bit
Bit
1
0
0
When the INDEX port set to 51H, the internal system clock is turn ON.
MRCMDX1
INT_TYPE
MRCMDX
Reserved
INT_POL
Reserved
DIS_CLK
MRCMD
MDRAH
MDRAL
Name
Name
Name
Name
Name
Name
Name
PS0,RW
PS0,RW
Default
Default
Default
Default
Default
PET0,RW
PET0,RW
X,RO
X,RO
X,RO
PS0,RO
Default
Default
P0,W
-
Read data from RX SRAM. After the read of this command, the read pointer of
internal SRAM is unchanged. And the DM9000A starts to pre-fetch the SRAM data
to internal data buffers.
Read data from RX SRAM. After the read of this command, the read pointer of
internal SRAM is unchanged
Read data from RX SRAM. After the read of this command, the read pointer is
increased by 1or 2 depends on the operator mode (8-bit or16-bit respectively)
Memory Data Read_ address High Byte. It will be set to 0Ch, when IMR bit7 =1
Memory Data Read_ address Low Byte
Reserved
INT Pin Output Type Control
1: INT Open-Collector output
0: INT direct output
INT Pin Polarity Control
1: INT active low
0: INT active high
Reserved
Stop Internal System Clock
1: internal system clock turn off, internal PHYceiver also power down
0: internal system clock is ON
Ethernet Controller with General Processor Interface
Description
Description
Description
Description
Description
Description
Description
DM9000A
26

Related parts for dm9000a