s5935qrc Applied Micro Circuits Corporation (AMCC), s5935qrc Datasheet - Page 50

• Manufacturer Part Number: s5935qrc
• Description: Pci Product
• Manufacturer: Applied Micro Circuits Corporation (AMCC)

S5935 – PCI Product
Table 25. Base Address Register — Memory (Bit 0 = 0)
Base Address Register — I/O (Bit 0 = 1)
50
31:4
31:2
2:1
Bit
Bit
3
1
0
1
0
DS1527
Base Address Location. These bits are used to position the decoded region in memory space. Only bits which return
a 1 after being written as 1 are usable for this purpose. Except for Base Address Register 0, these bits are individually
enabled by the contents sourced from the external boot memory.
Prefetchable. When set as a 1, this bit signifies that this region of memory can be cached. Cachable regions can only
be located within the region altered through PCI bus memory writes. This bit, when set, also implies that all read
operations will return the data associated for all bytes regardless of the Byte Enables. Memory space which cannot
support this behavior should leave this bit in the zero state. For Base Addresses 1 through 4, this bit is set by the
Reset pin and later initialized by the external boot memory (if present). Base Address Register 0 always has this bit
set to 0. This bit is read only from the PCI interface.
Memory Type. These two bits identify whether the memory space is 32 or 64 bits wide and if the space location is
restricted to be within the first megabyte of memory space. The table below describes the encoding:
Bits
2 1
0 0
0 1
1 0
1 1
The 64-bit memory space is not supported by this controller, so bit 2 should not be set. The only meaningful option is
whether it is desired to position memory space anywhere within 32-bit memory space or restrain it to the first mega-
byte. For Base Addresses 1 through 5, this bit is set by the reset pin and later initialized by the external boot memory
(if present).
Space Indicator = 0. When set to 0, this bit identifies a base address region as a memory space and the remaining
bits in the base address register are defined as shown in Table 22a.
Base Address Location. These bits are used to position the decoded region in I/O space. Only bits which return a “1”
after being written as “1” are usable for this purpose. Except for Base Address 0, these bits are individually enabled
by the contents sourced from the external boot memory (EPROM or nvRAM).
Reserved. This bit should be zero. (Note: disabled Base Address Registers will return all zeros for the entire register
location, bits 31 through 0).
Space Indicator = 1. When one this bit identifies a base address region as an I/O space and the remaining bits in the
base address register have the definition as shown in Table 11b.
Description
Description
Region is 32 bits wide and can be located anywhere in 32 bit memory space.
Region is 32 bits wide and must be mapped below the first MByte of memory space.
Region is 64 bits wide and can be mapped anywhere within 64 bit memory space. (Not sup-
ported by this controller.)
Reserved. (Not supported by this controller.)
Description
Revision 1.02 – June 27, 2006
AMCC Confidential and Proprietary
Data Book