agl030 Actel Corporation, agl030 Datasheet - Page 113

no-image

agl030

Manufacturer Part Number
agl030
Description
Igloo Low-power Flash Fpgas With Flash*freeze Technology
Manufacturer
Actel Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
agl030V2-CSG81
Manufacturer:
NVIDIA
Quantity:
7
Part Number:
agl030V2-CSG81
Manufacturer:
ACTEL/爱特
Quantity:
20 000
Part Number:
agl030V2-QNG132
Manufacturer:
Actel
Quantity:
135
Part Number:
agl030V2-UCG81
Manufacturer:
MICROSEMI/美高森美
Quantity:
20 000
Part Number:
agl030V2-VQ100
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
agl030V2-VQ100I
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
agl030V2-VQG100
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
agl030V2-VQG100I
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
agl030V5-CSG81
Manufacturer:
ACTEL/爱特
Quantity:
20 000
Part Number:
agl030V5-UCG81
Manufacturer:
NXP
Quantity:
24 680
Part Number:
agl030V5-VQ100
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
agl030V5-VQG100
Manufacturer:
RN2
Quantity:
522
Part Number:
agl030V5-VQG100I
Manufacturer:
MICROSEMI/美高森美
Quantity:
20 000
Part Number:
agl030V5-VQG100IPR09
Manufacturer:
MICROSEMI
Quantity:
6 144
Table 2-167 • IGLOO CCC/PLL Specification
Parameter
Clock Conditioning Circuitry Input Frequency f
Clock Conditioning Circuitry Output Frequency f
Delay Increments in Programmable Delay Blocks
Number of Programmable Values in Each Programmable Delay Block
Serial Clock (SCLK) for Dynamic PLL
Input Cycle-to-Cycle Jitter (peak magnitude)
CCC Output Peak-to-Peak Period Jitter F
Acquisition Time
Tracking Jitter
Output Duty Cycle
Delay Range in Block: Programmable Delay 1
Delay Range in Block: Programmable Delay 2
Delay Range in Block: Fixed Delay
Notes:
1. This delay is a function of voltage and temperature. See
2. T
3. Maximum value obtained for a Std. speed grade device in Worst-Case Commercial Conditions. For specific
4. For the definitions of Type 1 and Type 2, refer to the PLL Block Diagram in the
5. The AGL030 device does not support PLL.
6. Tracking jitter is defined as the variation in clock edge position of PLL outputs with reference to the PLL
for deratings.
junction temperature and voltage supply levels, refer to
in IGLOO and ProASIC3 Devices
input clock edge. Tracking jitter does not measure the variation in PLL output period, which is covered by
the period jitter parameter.
0.75 MHz to 24 MHz
24 MHz to 100 MHz
100 MHz to 160 MHz
J
= 25°C, V
For IGLOO V2 Devices, 1.2 V DC Core Supply Voltage
CC
= 1.5 V
1, 2, 4
3
chapter of the handbook.
CCC_OUT
1, 2, 4
1, 2, 4
IN_CCC
OUT_CCC
A dv a n c e v 0. 3
1, 2
LockControl = 0
LockControl = 1
LockControl = 0
LockControl = 1
Table 2-6 on page 2-6
Table 2-6 on page 2-6
Network
1 Global
0.50%
1.00%
2.50%
Maximum Peak-to-Peak Period Jitter
0.025
Used
Min.
0.75
48.5
2.3
1.5
IGLOO DC and Switching Characteristics
External
FB Used
for derating values.
0.75%
1.50%
3.75%
Clock Conditioning Circuits
Typ.
580
and
5.7
Table 2-7 on page 2-7
Networks
3 Global
0.70%
1.20%
2.75%
20.86
20.86
Max.
Used
0.25
160
160
300
51.5
6.0
60
32
4
3
Units
MHz
MHz
ms
ps
ns
ns
µs
ns
ns
%
ns
ns
ns
2 - 99

Related parts for agl030