wm8775 Wolfson Microelectronics plc, wm8775 Datasheet - Page 17

no-image

wm8775

Manufacturer Part Number
wm8775
Description
24-bit, 96khz Adc With 4 Channel I/p Multiplexer
Manufacturer
Wolfson Microelectronics plc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
wm8775EDS
Manufacturer:
WOLFSON
Quantity:
20 000
Part Number:
wm8775EDS/R
Manufacturer:
WOLFSON
Quantity:
20 000
Part Number:
wm8775SEDS
Manufacturer:
WOLFSON
Quantity:
189
Part Number:
wm8775SEDS
Manufacturer:
WM
Quantity:
20 000
Part Number:
wm8775SEDS/R
Manufacturer:
INFINEON
Quantity:
101
Part Number:
wm8775SEDS/R
Manufacturer:
WM
Quantity:
20 000
Part Number:
wm8775SEDS/RV
Manufacturer:
SAMSUNG
Quantity:
176
Part Number:
wm8775SEDS/RV
Manufacturer:
WOLFSON
Quantity:
20 000
Production Data
w
AUDIO INTERFACE FORMATS
Audio data output from the ADC filters, via the Digital Audio Interface. 5 popular interface formats are
supported:
All 5 formats send the MSB first and support word lengths of 16, 20, 24 and 32 bits, with the
exception of 32 bit right justified mode, which is not supported.
In left justified, right justified and I
Audio Data for each stereo channel is time multiplexed with ADCLRC indicating whether the left or
right channel is present. ADCLRC is also used as a timing reference to indicate the beginning or end
of the data words.
In left justified, right justified and I
times the selected word length. ADCLRC must be high for a minimum of word length BCLKs and low
for a minimum of word length BCLKs. Any mark to space ratio on ADCLRC is acceptable provided
the above requirements are met.
In DSP Mode A or B, the ADC data may also be output, with ADCLRC used as a frame sync to
identify the MSB of the first word. The minimum number of BCLKs per ADCLRC period is 2 times the
selected word length
LEFT JUSTIFIED MODE
In left justified mode, the MSB of the ADC data is output on DOUT and changes on the same falling
edge of BCLK as ADCLRC and may be sampled on the rising edge of BCLK. ADCLRC is high during
the left samples and low during the right samples (Figure 13).
Figure 13 Left Justified Mode Timing Diagram
RIGHT JUSTIFIED MODE
In right justified mode, the LSB of the ADC data is output on DOUT and changes on the falling edge
of BCLK preceding a ADCLRC transition and may be sampled on the rising edge of BCLK. ADCLRC
is high during the left samples and low during the right samples (Figure 14).
ADCLRC
DOUT
BCLK
Left Justified mode
Right Justified mode
I
DSP Mode A
DSP Mode B
2
S mode
MSB
1
2
3
LEFT CHANNEL
2
2
S modes, the minimum number of BCLKs per ADCLRC period is 2
S modes, the digital audio interface outputs ADC data on DOUT.
n-2 n-1
n
LSB
MSB
1/fs
1
2
3
RIGHT CHANNEL
n-2 n-1
PD, Rev 4.4, October 2008
n
LSB
WM8775
17

Related parts for wm8775