mc56f801 Freescale Semiconductor, Inc, mc56f801 Datasheet - Page 65

no-image

mc56f801

Manufacturer Part Number
mc56f801
Description
16-bit Digital Signal Controllers
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc56f8011VFAE
Manufacturer:
Freescale
Quantity:
1
Part Number:
mc56f8011VFAE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc56f8013
Manufacturer:
FREESCALE
Quantity:
4 000
Part Number:
mc56f8013CFAE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc56f8013MFAE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc56f8013MFAE
Manufacturer:
FRE/MOT
Quantity:
20 000
Company:
Part Number:
mc56f8013MFAE
Quantity:
1 200
Part Number:
mc56f8013VF
Manufacturer:
FREESCAL
Quantity:
250
Part Number:
mc56f8013VFAE
Manufacturer:
FREESCAL
Quantity:
210
Part Number:
mc56f8013VFAE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc56f8013VFAE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc56f8013VFAE
0
Company:
Part Number:
mc56f8013VFAE
Quantity:
2 500
Part Number:
mc56f8013VFAEN
Manufacturer:
Freescale
Quantity:
52
Part Number:
mc56f8013VFAEN
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc56f8013VFAER2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc56f8014MFAE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
6.3.1.2
This bit enables the operation of the Timer Channel 2 peripheral clock in Stop mode.
6.3.1.3
This bit enables the operation of the Timer Channel 1 peripheral clock in Stop mode.
6.3.1.4
This bit enables the operation of the Timer Channel 0 peripheral clock in Stop mode.
6.3.1.5
This bit enables the operation of the SCI peripheral clock in Stop mode. This is recommended for use in
LIN mode so that the SCI can generate interrupts and recover from Stop mode while the LIN interface is
in Sleep mode and using Stop mode to reduce power consumption.
6.3.1.6
This bit field is reserved or not implemented. It is read as 0 and cannot be modified by writing.
6.3.1.7
This bit selects the input of Timer Channel 3 to be from the PWM or GPIO.
6.3.1.8
This bit field is reserved or not implemented. It is read as 0 and cannot be modified by writing.
6.3.1.9
6.3.1.10
Writing 1 to this field will cause the part to reset.
Freescale Semiconductor
Preliminary
0 = Timer Channel 2 disabled in Stop mode
1 = Timer Channel 2 enabled in Stop mode
0 = Timer Channel 1 disabled in Stop mode
1 = Timer Channel 1 enabled in Stop mode
0 = Timer Channel 0 disabled in Stop mode
1 = Timer Channel 0 enabled in Stop mode
0 = SCI disabled in Stop mode
1 = SCI enabled in Stop mode
1 = Timer Channel 3 Input from PWM reload_sync signal
0 = Timer Channel 3 Input controlled by SIM_GPS register CFG_B3 and CFG_A5 fields
0 = OnCE clock to 56800E core enabled when core TAP is enabled
1 = OnCE clock to 56800E core is always enabled
Timer Channel 2 Stop Disable (TC2_SD)—Bit 14
Timer Channel 1 Stop Disable (TC1_SD)—Bit 13
Timer Channel 0 Stop Disable (TC0_SD)—Bit 12
SCI Stop Disable (SCI_SD)—Bit 11
Reserved—Bit 10
Timer Channel 3 Input (TC3_INP)—Bit 9
Reserved—Bits 8–6
OnCE Enable (ONCEEBL)—Bit 5
Software Reset (SWRST)—Bit 4
56F8014 Technical Data, Rev. 9
Register Descriptions
65

Related parts for mc56f801