dm74s299 Fairchild Semiconductor, dm74s299 Datasheet

no-image

dm74s299

Manufacturer Part Number
dm74s299
Description
3-state 8-bit Universal Shift/storage Register
Manufacturer
Fairchild Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
dm74s299N
Manufacturer:
SPT
Quantity:
225
Part Number:
dm74s299N
Manufacturer:
NS/国半
Quantity:
20 000
© 2000 Fairchild Semiconductor Corporation
DM74S299N
DM74S299
3-STATE 8-Bit Universal Shift/Storage Register
General Description
This Schottky TTL eight-bit universal register features mul-
tiplexed inputs/outputs to achieve full eight bit data han-
dling in a single 20-pin package. Two function-select inputs
and two output-control inputs can be used to choose the
modes of operation listed in the function table.
Synchronous parallel loading is accomplished by taking
both function-select lines, S0 and S1, HIGH. This places
the 3-STATE outputs in a high-impedance state, which per-
mits data that is applied on the input/output lines to be
clocked into the register. Reading out of the register can be
accomplished while the outputs are enabled in any mode.
A direct overriding input is provided to clear the register
whether the outputs are ENABLED or OFF.
Ordering Code:
Connection Diagram
Order Number
Package Number
N20A
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
DS006485
Features
Multiplexed inputs/outputs provide improved bit density
Four modes of operation:
3-STATE outputs drive bus lines directly
Can be cascaded for N-bit word lengths
Operates with outputs enabled or at high Z
Guaranteed shift (clock) frequency 50 MHz
Typical power dissipation 700 mW
Hold (Store)
Shift Right
Package Description
Load Data
Shift Left
August 1986
Revised May 2000
www.fairchildsemi.com

Related parts for dm74s299

dm74s299 Summary of contents

Page 1

... A direct overriding input is provided to clear the register whether the outputs are ENABLED or OFF. Ordering Code: Order Number Package Number DM74S299N N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Connection Diagram © 2000 Fairchild Semiconductor Corporation Features ...

Page 2

Function Table Inputs Mode Function Output Clear Select Control (Note 1) (Note 1) Clear Hold Shift ...

Page 3

Absolute Maximum Ratings Supply Voltage Input Voltage Operating Free Air Temperature Range Storage Temperature Range Recommended Operating Conditions Symbol Parameter V Supply Voltage CC V HIGH Level Input Voltage IH V LOW Level Input Voltage IL I HIGH Level Output ...

Page 4

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted) Symbol Parameter V Input Clamp Voltage I V HIGH Level OH Output Voltage V LOW Level OL Output Voltage I Input Current @ Max Input Voltage I I HIGH ...

Page 5

Physical Dimensions inches (millimeters) unless otherwise noted 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at ...

Related keywords