w83l517g Winbond Electronics Corp America, w83l517g Datasheet - Page 51

• Manufacturer Part Number: w83l517g
• Description: Winbond Lpc I/o For Notebook W83l517d/ W83l517d-f
• Manufacturer: Winbond Electronics Corp America

7.2.5
This register is used to control the FIFO functions of the UART.
Bit 6, 7: These two bits are used to set the active level for the receiver FIFO interrupt. For example, if
the interrupt active level is set as 4 bytes, once there are more than 4 data characters in the receiver
FIFO, the interrupt will be activated to notify the CPU to read the data from the FIFO.
Bit 4, 5:
Bit 3:
mode 1 if
Bit 2: Setting this bit to a logical 1 resets the TX FIFO counter logic to initial state. This bit will clear to
a logical 0 by itself after being set to a logical 1.
Bit 1: Setting this bit to a logical 1 resets the RX FIFO counter logic to initial state. This bit will clear to
a logical 0 by itself after being set to a logical 1.
Bit 0: This bit enables the 16550 (FIFO) mode of the UART. This bit should be set to a logical 1 before
other bits of UFR are programmed.
BIT 7
UART FIFO Control Register (UFR) (Write only)
0
0
1
1
Reserved
When this bit is programmed to logic 1, the DMA mode will change from mode 0 to
UFR bit 0 = 1.
7
BIT 6
0
1
0
1
6
5
TABLE 7-3 FIFO TRIGGER LEVEL
4
3
2
RX FIFO INTERRUPT ACTIVE LEVEL (BYTES)
1
- 51 -
0
FIFO enable
Receiver FIFO reset
Transmitter FIFO reset
DMA mode select
Reserved
Reserved
RX interrupt active level (LSB)
RX interrupt active level (MSB)
W83L517D/W83L517D-F
Publication Release Date: May 23, 2005
01
04
08
14
Revision 1.0