lan9311 Standard Microsystems Corp., lan9311 Datasheet - Page 126
lan9311
Manufacturer Part Number
lan9311
Description
Lan9311/lan9311i Two Port 10/100 Managed Ethernet Switch With 16-bit Non-pci Cpu Interface
Manufacturer
Standard Microsystems Corp.
Datasheet
1.LAN9311.pdf
(460 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
lan9311-NU
Manufacturer:
CINCERA
Quantity:
3 023
Company:
Part Number:
lan9311-NU
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
lan9311-NU
Manufacturer:
SMSC
Quantity:
20 000
Company:
Part Number:
lan9311-NZW
Manufacturer:
Standard
Quantity:
2
Company:
Part Number:
lan9311-NZW
Manufacturer:
Microchip Technology
Quantity:
10 000
Company:
Part Number:
lan9311I-NZW
Manufacturer:
Standard
Quantity:
836
Company:
Part Number:
lan9311I-NZW
Manufacturer:
Microchip Technology
Quantity:
10 000
- Current page: 126 of 460
- Download datasheet (5Mb)
Revision 1.2 (04-08-08)
9.8.2.1
30:26
25:24
23:21
20:16
15:14
BITS
10:0
31
13
12
11
Both TX command ‘A’ and TX command ‘B’ are required for each buffer in a given packet. TX
command ‘B’ must be identical for every buffer in a given packet. If the TX command ‘B’ words do not
match, the Ethernet controller will assert the Transmitter Error (TXE) flag.
TX Command ‘A’
Interrupt on Completion (IOC). When set, the TX_IOC bit will be asserted in the
Register (INT_STS)
Reserved. These bits are reserved. Always write zeros to this field to guarantee future compatibility.
Buffer End Alignment. This field specifies the alignment that must be maintained on the last data
transfer of a buffer. The host will add extra DWORDs of data up to the alignment specified in the
table below. The LAN9311/LAN9311i will remove the extra DWORDs. This mechanism can be used
to maintain cache line alignment on host processors.
Reserved. These bits are reserved. Always write zeros to this field to guarantee future compatibility
Data Start Offset (bytes). This field specifies the offset of the first byte of TX data. The offset value
can be anywhere from 0 bytes to a 31 byte offset.
Reserved. These bits are reserved. Always write zeros to this field to guarantee future compatibility
First Segment (FS). When set, this bit indicates that the associated buffer is the first segment of the
packet.
Last Segment. When set, this bit indicates that the associated buffer is the last segment of the
packet
Reserved. These bits are reserved. Always write zeros to this field to guarantee future compatibility.
Buffer Size (bytes). This field indicates the number of bytes contained in the buffer following this
command. This value, along with the Buffer End Alignment field, is read and checked by the
LAN9311/LAN9311i and used to determine how many extra DWORDs were added to the end of the
Buffer. A running count is also maintained in the LAN9311/LAN9311i of the cumulative buffer sizes
for a given packet. This cumulative value is compared against the Packet Length field in the TX
command ‘B’ word and if they do not correlate, the TXE flag is set.
Note:
The buffer size specified does not include the buffer end alignment padding or data start
offset added to a buffer.
when the current buffer has been fully loaded into the TX FIFO.
[25]
0
0
1
1
Table 9.10 TX Command 'A' Format
[24]
DATASHEET
0
1
0
1
126
DESCRIPTION
Two Port 10/100 Managed Ethernet Switch with 16-Bit Non-PCI CPU Interface
16-byte alignment
32-byte alignment
4-byte alignment
End Alignment
Reserved
SMSC LAN9311/LAN9311i
Interrupt Status
Datasheet
Related parts for lan9311
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Interface, Integrated USB2.0 Compatible 3-Port Hub
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Lan91c100fd Rev. B Feast Fast Ethernet Controller With Full Duplex Capability
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Feast ? Ast Ethernet Controller
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Com20022i 10 Mbps Arcnet Ansi 878.1 Controller With 2k X 8 On-chip Ram
Manufacturer:
Standard Microsystems Corp.
Part Number:
Description:
Lpc47n207 Lpc Super I/o Irda Hot Docking Chip With Uart Data Brief
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Advanced I/o With X-bus Interface
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Fdc37m707 Enhanced Super I/o Controller With Wake-up Features
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Twenty Pin Uart Tpuart Corporation
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Enhanced Small Device Interface Controller
Manufacturer:
Standard Microsystems Corp.
Part Number:
Description:
Rpm-based Pwm Fan Controller
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Rpm-based Pwm Fan Controller
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
Emc1001 1.5?c Smbus Temperature Sensor In Miniature Sot-23
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
1 Degree C Triple Temperature Sensor With Beta Compensation And Hotter Of Two Zones
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
1 Degree C Multiple Temperature Sensor With Beta Compensation And Hottest Of Thermal Zones
Manufacturer:
Standard Microsystems Corp.
Datasheet:
Part Number:
Description:
1 Degree C Triple Temperature Sensor With Resistance Error Correction & Hotter Of Two Zones
Manufacturer:
Standard Microsystems Corp.
Datasheet: