ucb1500 NXP Semiconductors, ucb1500 Datasheet - Page 39

• Manufacturer Part Number: ucb1500
• Description: Pci To Ac97 Bridge/host Controller
• Manufacturer: NXP Semiconductors

Philips Semiconductors
9397 750 07443
Product specification
8.6.17 [00d5] Miscellaneous AC97 control/status register (V
8.6.18 [d6]: Reserved
8.6.19 [d7]: AC97 semaphore register
Table 59: Miscellaneous AC97 control/status register bit description
V
Table 60: AC97 semaphore register bit description
Bit
15-9
8
7-5(r)
4
3
2
1-0
Bit
15-12
11-1
0
DD
powered.
Description
Reserved.
Merge DIN[1:0]
Must be set to 1. Data coming in on channel #0 and channel #1 will be combined
into 1 channel. Codec ready and resume event detection will still be detected
separately.
Power down SYNC counter
Number of SYNCs since BITCLK is stopped and SYNC is “0”. This number
increments after each
Shutdown AC Link
Default = 0. Writing “1” to this register shall cause UCB1500 to disable AC Link
signals (SYNC and SDATA_OUT to 0). Writing “0” shall enable normal AC Link
operation.
Channel #1 Codec Ready status
This bit reflects the Codec Ready bit of AC97 Channel #1.
Channel #0 Codec Ready status
This bit reflects the Codec Ready bit of AC97 Channel #0.
Reserved.
Description
Reserved.
Reserved.
Semaphore bit
Reads will return the current value, then set the bit to 1. Writing a “1” to this bit
will clear it.
Rev. 03 — 7 July 2000
PCICLK
4096
time period.
PCI to AC97 bridge/host controller
DD
powered)
© Philips Electronics N.V. 2000. All rights reserved.
UCB1500
39 of 58